New constraint for Vth optimization for sub 32nm node CMOS gates scaling

被引：0

作者：

Morifuji, E ^{[1
]}

Kapur, P ^{[1
]}

Chao, AKA ^{[1
]}

Nishi, Y ^{[1
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Ctr Integrated Syst, Stanford, CA 94305 USA

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We show new constraint Of V-th scaling for logic blocks from inverter operation viewpoint. In lower V-th region, delay time in inverter chain saturates because of the loss in overdrive for the input of MOSFETs. This loss will dominate the inverter speed in scaled V-dd region and we propose a new relaxed scaling scenario. This accounts for the speed loss using a simplified model which adequately manifests the new phenomenon.

引用

页码：1049 / 1052

页数：4

共 50 条

[21] Perspectives of (sub-) 32nm CMOS for Analog/RF and mm-wave Applications [J].

Dehan, M. ;

Parvais, B. ;

Mercha, A. ;

Subramanian, V. ;

Groeseneken, G. ;

Sansen, W. ;

Decoutere, S. .

2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, :103-+

[22] Fullerene resist materials for the 32nm node and beyond [J].

Gibbons, Francis P. ;

Robinson, Alex P. G. ;

Palmer, Richard E. ;

Diegoli, Sara ;

Manickam, Mayandithevar ;

Preece, Jon A. .

ADVANCED FUNCTIONAL MATERIALS, 2008, 18 (13) :1977-1982

[23] A 193 nm microscope for CD metrology for the 32nm node and beyond [J].

Bodermann, Bernd ;

Li, Zhi ;

Pilarski, Frank ;

Bergmann, Detlef .

26TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2010, 7545

[24] 32nm node USJ implant & annealing options [J].

Borland, John O. .

15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2007, 2007, :181-+

[25] Extending Dual Stress Liner Process to High Performance 32nm Node SOI CMOS Manufacturing [J].

Cai, M. ;

Greene, B. J. ;

Strane, J. ;

Belyansky, M. ;

Tamweber, F. ;

Lee, D. ;

van Meer, H. ;

Laffosse, E. ;

Luning, S. ;

Mocuta, D. ;

Maciejewski, E. .

2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, :17-+

[26] Design of Triple-Node-Upset Self-Recovery Latch in 32nm CMOS Technology [J].

Huang Z.-F. ;

Pan S.-J. ;

Cao J.-F. ;

Song T. ;

Ouyang Y.-M. ;

Liang H.-G. ;

Ni T.-M. ;

Lu Y.-C. .

Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2021, 49 (02) :394-400

[27] Performance and area scaling of 6T SRAM using SOI MOSFET at 32nm node [J].

Sharma, Rajni ;

Chopade, S. S. .

2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT), 2015,

[28] Designing SRAM using CMOS and CNTFET at 32nm Technology [J].

Shrivastava, Arushi ;

Damahe, Parul ;

Kumbhare, Vijay Rao ;

Majumder, Manoj Kumar .

2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, :284-287

[29] High Frequency Low Voltage 32nm node CMOS Rectifier for Energy Harvesting in Implantable Devices [J].

Khan, Mohd Tauheed ;

Khan, Munna ;

Hasan, Mohd .

2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,

[30] A Novel Hardened Design of a CMOS Memory Cell at 32nm [J].

Lin, Sheng ;

Kim, Yong-Bin ;

Lombardi, Fabrizio .

IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, :58-64

← 1 2 3 4 5 →