High Frequency Noise Potentialities of Reported CMOS 65 nm SOI Technology on Flexible Substrate

被引:0
|
作者
Tagro, Y. [1 ]
Etangs-Levallois, A. Lecavelier des [1 ]
Poulain, L. [1 ]
Lepilliet, S. [1 ]
Gloria, D. [2 ]
Raynaud, C. [2 ]
Dubois, E. [1 ]
Danneville, F. [1 ]
机构
[1] DHS, IEMN CNRS, Ave Poincare, F-59652 Villeneuve Dascq, France
[2] STMicroelect, F-38920 Crolles, France
关键词
Flexible transistors; SOI CMOS; HF noise performance; EQUIVALENT-CIRCUIT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, high frequency (HF) noise performance of 65nm SOI n-MOSFETs, initially fabricated on rigid substrate and subsequently reported on flexible substrate (plastic), is presented for the first time. AC and noise performance is extracted from S-parameters measurements performed up to 110 GHz and noise measurements in 6-40 GHz frequency range, respectively. Almost no degradation has been observed between the S parameters measured on SOI rigid 65 nm transistors (referred as Rigid SOI-MOS) and the same thinned transistors transfer-bonded on a flexible substrate (referred to as Flex SOI-MOS). For Flex SOI-MOS, a minimum noise figure (NFmin) as low as 1.1 dB is achieved at 20 GHz, along with an associated gain (G(a)) of 14.5 dB, when the transistor is biased at V-ds=1.2V and I-ds=270 mA/mm: so far, this performance constitutes the best reported one for flexible electronics.
引用
收藏
页码:89 / 92
页数:4
相关论文
共 50 条
  • [21] Design of Miniaturized UWB Low Noise Amplifier Based on 65 nm CMOS Technology
    Guo, Qing
    Chen, Yuting
    Wu, Xianliang
    2021 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS 2021), 2021, : 482 - 487
  • [22] Radiation Tolerant, Low Noise Phase Locked Loops in 65 nm CMOS Technology
    Prinzie, Jeffrey
    Christiansen, Jorgen
    Moreira, Paulo
    Steyaert, Michiel
    Leroux, Paul
    ADVANCEMENTS IN NUCLEAR INSTRUMENTATION MEASUREMENT METHODS AND THEIR APPLICATIONS (ANIMMA 2017), 2018, 170
  • [23] Investigation of Frequency Dependent Sensitivity of Noise Figure on Device Parameters in 65 nm CMOS
    Koo, MinSuk
    Jung, Hakchul
    Jhon, HeeSauk
    Park, Byung-Gook
    Lee, Jong Duk
    Shin, Hyungcheol
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (01) : 61 - 66
  • [24] Temperature behavior of spiral inductors on high resistivity substrate in SOI CMOS technology
    El Kaamouchi, M.
    Delatte, P.
    Moussa, M. Si
    Raskin, J. -P.
    Vanhoenacker-Janvier, D.
    SOLID-STATE ELECTRONICS, 2008, 52 (12) : 1915 - 1923
  • [25] Mitigation of TSV-Substrate Noise Coupling in 3-D CMOS SOI Technology
    Gu, Xiaoxiong
    Jenkins, Keith
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 73 - 76
  • [26] Low-Power and High-Frequency Ring Oscillator Design in 65nm CMOS Technology
    Yen, Chi-Hsien
    Nasrollahpour, Mehdi
    Hamedi-hagh, Sotoudeh
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 533 - 536
  • [27] FD-SOI material enabling CMOS technology disruption from 65nm to 12nm and beyond
    Schwarzenbach, W.
    Sellier, M.
    Nguyen, B. -Y.
    Girard, C.
    Maleville, C.
    2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
  • [28] Employing 65 nm CMOS SOI for 60 GHz WPAN applications
    Mounet, Christopher
    Siligaris, Alexandre
    Michel, Alain
    Capodiferro, Massimo
    2008 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS, 2008, : 342 - +
  • [29] Low-frequency noise characteristics in the MOSFETs processed in 65 nm technology
    刘远
    刘玉荣
    何玉娟
    李斌
    恩云飞
    方文啸
    Journal of Semiconductors, 2016, 37 (06) : 110 - 115
  • [30] A 2.4 GHz CMOS Ultra Low Power Low Noise Amplifler Design with 65 nm CMOS Technology
    Koo, MinSuk
    Jung, Hakchul
    Song, Ickhyun
    Jhon, Hee-Sauk
    Shin, Hyungcheol
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1480 - 1483