Static Minimization of Total Energy Consumption in Memory Subsystem for Scratchpad-Based Systems-on-Chips

被引:14
作者
Menichelli, F. [1 ]
Olivieri, M. [1 ]
机构
[1] Univ Roma La Sapienza, Dept Elect Engn, I-00184 Rome, Italy
关键词
Leakage power consumption in CMOS devices; low power embedded systems; memory subsystem optimization; scratchpad memory;
D O I
10.1109/TVLSI.2008.2001940
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In VLSI systems-on-chips (SoC), leakage is expected to override 50% of the total power consumption, and the memory sub-system can be responsible for up to 75% of the power. Scratch-pad memories (SPM) are a proven alternative to cache memories in power-aware SoCs. Optimal SPM mapping has already been investigated for dynamic power reduction in the main memory and for leakage reduction in the SPM itself. This paper addresses the problem of global energy optimization (i.e., active + leakage) in the whole memory sub-system of tin SPM-based SoC. We focus on SPMs dedicated to instructions and constant data. We present the technology-level foundation, the mathematical problem formulation, its solution as an integer-linear-programming (ILP) problem, the implemented design flow, and the power reduction results referring to standard benchmarks and ITRS technology data.
引用
收藏
页码:161 / 171
页数:11
相关论文
共 40 条
[1]  
ANGIOLINI F, 2004, P INT C COMP ARCH SY, P259
[2]  
Angiolini Federico., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P318, DOI DOI 10.1145/951710.951751
[3]  
[Anonymous], 2006, HPL200686
[4]  
ARNAUD EAF, 2003, S VLSI TECHN KYOT JA, P65
[5]  
AVISSAR O, 2002, ACM T EMBED COMPUT S, V1, P6
[6]  
BANAKAR R, 2002, 10 INT WORKSH HARDW
[7]  
Banakar R., 2001, 762 U DORTM
[8]  
Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
[9]  
BUS BD, 2004, PASTE 04, P29
[10]  
Chen G, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P393