Quantum circuit physical design methodology with emphasis on physical synthesis

被引:12
作者
Mohammadzadeh, Naser [1 ]
Zamani, Morteza Saheb [1 ]
Sedighi, Mehdi [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & Informat Technol, Tehran, Iran
基金
英国科研创新办公室;
关键词
Quantum computing; Physical design methodology; Physical synthesis; FAULT-TOLERANT; ARCHITECTURE; COMMUNICATION;
D O I
10.1007/s11128-013-0661-2
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In our previous works, we have introduced the concept of "physical synthesis" as a method to consider the mutual effects of quantum circuit synthesis and physical design. While physical synthesis can involve various techniques to improve the characteristics of the resulting quantum circuit, we have proposed two techniques (namely gate exchanging and auxiliary qubit selection) to demonstrate the effectiveness of the physical synthesis. However, the previous contributions focused mainly on the physical synthesis concept, and the techniques were proposed only as a proof of concept. In this paper, we propose a methodological framework for physical synthesis that involves all previously proposed techniques along with a newly introduced one (called auxiliary qubit insertion). We will show that the entire flow can be seen as one monolithic methodology. The proposed methodology is analyzed using a large set of benchmarks. Experimental results show that the proposed methodology decreases the average latency of quantum circuits by about 36.81 % for the attempted benchmarks.
引用
收藏
页码:445 / 465
页数:21
相关论文
共 50 条
[1]   The coming of age of physical synthesis [J].
Alpert, Charles J. ;
Chu, Chris ;
Villarrubia, Paul G. .
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, :246-+
[2]  
[Anonymous], THESIS MIT
[3]  
[Anonymous], 2005, APPROACHING QUANTUM
[4]  
[Anonymous], 2008, Quantum Computing: From Linear Algebra to Physical Realizations
[5]  
[Anonymous], 2010, INT J QUANTUM INF, V8, P295
[6]   QUALE: Quantum architecture layout evaluator [J].
Balensiefer, S ;
Kreger-Stickles, L ;
Oskin, M .
Quantum Information and Computation III, 2005, 5815 :103-114
[7]   An evaluation framework and instruction set architecture for ion-trap based quantum micro-architectures. [J].
Balensiefer, S ;
Kregor-Stickles, L ;
Oskin, M .
32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, :186-196
[8]   ELEMENTARY GATES FOR QUANTUM COMPUTATION [J].
BARENCO, A ;
BENNETT, CH ;
CLEVE, R ;
DIVINCENZO, DP ;
MARGOLUS, N ;
SHOR, P ;
SLEATOR, T ;
SMOLIN, JA ;
WEINFURTER, H .
PHYSICAL REVIEW A, 1995, 52 (05) :3457-3467
[9]  
Chiaverini J, 2005, QUANTUM INFORM COMPU, V5, P419
[10]   Fault-tolerant quantum communication based on solid-state photon emitters [J].
Childress, L ;
Taylor, JM ;
Sorensen, AS ;
Lukin, MD .
PHYSICAL REVIEW LETTERS, 2006, 96 (07) :1-4