A high-performance switch architecture based on mesh of trees

被引:0
|
作者
Chang, Hyung Jae [1 ]
Qu, Guannan [2 ]
Zheng, S. Q. [1 ]
机构
[1] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA
[2] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China
关键词
switch; crossbar; mesh of trees; throughput; binary tree; SCHEDULING ALGORITHM;
D O I
10.1002/dac.2328
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With emergence of various new Internet-enabled devices, such as tablet PCs or smart phones along with their own applications, the traffic growth rate is getting faster and faster these days and demands more communication bandwidth at even faster rate than before. To accommodate this ever-increasing network traffic, even faster Internet routers are required. To respond for these needs, we propose a new mesh of trees based switch architecture, called MOTS(N) switch. In addition, we also propose two more variations of MOTS(N) to further improve it. MOTS(N) is inspired by crossbar with crosspoint buffers. It forms a binary tree for each output line, where each gridpoint buffer is a leaf node and each internal node is 2-in 1-out merge buffer emulating FIFO queues. Because of this FIFO characteristic of internal buffers, MOTS(N) ensures QoS like FIFO output-queued switch. The root node of the tree for each output line is the only component connected to the output port where each cell is transmitted to output port without any contention. To limit the number of buffers in MOTS(N) switch, we present one of its improved (practical) variations, IMOTS(N) switch, as well. For IMOTS(N) switch architecture, sizes of the buffers in the fabric are limited by a certain amount. As a downside of IMOTS(N), however, every cell should go through log N-2+1 number of buffers in the fabric to be transmitted to the designated output line. Therefore, for even further improvement, IMOTS(N) with cut-through, denoted as IMOTS-CT(N), is also proposed in this paper. In IMOTS-CT(N) switch, the cells can cut through one or more empty buffers to be transferred from inputs to outputs with simple 1 or 2bit signal exchanges between buffers. We analyze the throughput of MOTS(N), IMOTS(N), and IMOTS-CT(N) switches and show that they can achieve 100% throughput under Bernoulli independent and identically distributed uniform traffic. Our quantitative simulation results validate the theoretical analysis. Copyright (c) 2012 John Wiley & Sons, Ltd.
引用
收藏
页码:1543 / 1561
页数:19
相关论文
共 50 条
  • [41] High-performance architecture for anisotropic filtering
    Bóo, M
    Amor, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (05) : 297 - 314
  • [42] An alternative architecture for high-performance display
    Corrigan, RW
    Lang, BR
    LeHoty, DA
    Alioshin, PA
    SMPTE JOURNAL, 2000, 109 (07): : 568 - 572
  • [43] Metal mesh-based transparent electrodes as high-performance EMI shields
    Sunil Walia
    Ashutosh K Singh
    Veena S G Rao
    Suryasarathi Bose
    Giridhar U Kulkarni
    Bulletin of Materials Science, 2020, 43
  • [44] Metal mesh-based transparent electrodes as high-performance EMI shields
    Walia, Sunil
    Singh, Ashutosh K.
    Rao, Veena S. G.
    Bose, Suryasarathi
    Kulkarni, Giridhar U.
    BULLETIN OF MATERIALS SCIENCE, 2020, 43 (01)
  • [45] A novel high-performance and low-power mesh-based NoC
    Sabbaghi-Nadooshan, Reza
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3225 - +
  • [46] A high-performance ATM switch based on modified shuffle-exchange network
    Çam, H
    COMPUTER COMMUNICATIONS, 1999, 22 (02) : 110 - 119
  • [47] Central Switch Noded Mesh Architecture (CSNM)
    Nambiar, Sandeep Gopi
    Swaminathan, K.
    Lakshminarayanan, G.
    Seok-Bum, Ko
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [48] VLSI-BASED HIGH-PERFORMANCE HP PRECISION ARCHITECTURE COMPUTERS
    GASSMAN, GR
    SCHREMPP, MW
    GOUNDAN, A
    CHIN, R
    ODINEAL, RD
    JONES, M
    HEWLETT-PACKARD JOURNAL, 1987, 38 (09): : 38 - 48
  • [49] A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography
    Koziel, Brian
    Azarderakhsh, Reza
    Kermani, Mehran Mozaffari
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (11) : 1594 - 1609
  • [50] High-Performance Winograd Based Accelerator Architecture for Convolutional Neural Network
    Vardhana, M.
    Pinto, Rohan
    IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 24 (01) : 21 - 24