A Tool for VLIW Processors Code Optimizing

被引：0
|
作者：
Mego, Roman [1 ]
Fryza, Tomas [1 ]
机构：
[1] Brno Univ Technol, Dept Radio Elect, Brno, Czech Republic
来源：
PROCEEDINGS OF 2018 13TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper demonstrates the behavior of low- and high-level programming languages on the multicore digital signal processors based on Very Long Instruction Word architecture. The aim of the paper is to present a tool that can be used to implement any digital signal processing algorithm on such processors with efficiency of the low-level languages, but with the advantages of the high-level programming languages. Preliminary result is the software that uses a signal-flow graph approach to describe an algorithm, generates low-level assembly code and provides (graphical) information about the algorithm.
引用
收藏
页码：601 / 604
页数：4
相关论文
共 50 条
  • [1] Code compression for VLIW processors
    Xie, Y
    Lekatsas, H
    Wolf, W
    DCC 2001: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2001, : 525 - 525
  • [2] Code compression for VLIW embedded processors
    Piccinelli, E
    Sannino, R
    EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 1 - 12
  • [3] A code decompression architecture for VLIW processors
    Xie, Y
    Wolf, W
    Lekatsas, H
    34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS, 2001, : 66 - 75
  • [4] Code decompression unit design for VLIW embedded processors
    Xie, Yuan
    Wolf, Wayne
    Lekatsas, Haris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 975 - 980
  • [5] A simple and fast scheme for code compression for VLIW processors
    Prakash, J
    Sandeep, C
    Shankar, P
    Srikant, YN
    DCC 2003: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2003, : 444 - 444
  • [6] Optimizing a fast stream cipher for VLIW, SIMD, and superscalar processors
    Clapp, CSK
    FAST SOFTWARE ENCRYPTION, 1997, 1267 : 273 - 287
  • [7] Exploiting conditional instructions in code generation for embedded VLIW processors
    Leupers, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 105 - 109
  • [8] High performance code generation for VLIW digital signal processors
    Hwang, YT
    Chuang, YC
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 683 - 692
  • [9] Code compression based on operand-factorization for VLIW processors
    Ros, M
    Sutton, P
    DCC 2004: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2004, : 559 - 559
  • [10] Code compression for VLIW processors using variable-to-fixed coding
    Xie, Y
    Wolf, W
    Lekatsas, H
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 138 - 143
12345