共 50 条
- [31] Embedded chip build-up in a wafer-level packaging environment 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1308 - +
- [32] Drop Failure Modes of A Wafer-Level Chip-Scale Packaging 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1094 - +
- [33] Wafer-Level Vacuum Packaging for Microsystems Using Glass Frit Bonding IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1640 - 1646
- [34] Wafer-level Optical Packaging for Chip-scale Atomic Magnetometers 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [35] Laser-scanning projection lithography for wafer-level packaging MICROLITHOGRAPHY WORLD, 2004, 13 (02): : 11 - 12
- [37] MEMS Wafer-Level Vacuum Packaging with Transverse Interconnects for CMOS Integration PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 189 - 192
- [39] Characterization of high-resistivity polycrystalline silicon substrates for wafer-level packaging and integration of RF passives ASDAM 2004: The Fifth International Conference on Advanced Semiconductor Devices and Microsystems, 2004, : 227 - 230
- [40] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075