共 50 条
- [21] Fan-Out Wafer-Level Packaging for Heterogeneous Integration 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
- [22] Fan-Out Wafer-Level Packaging for Heterogeneous Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
- [26] Wafer-Level Vacuum Sealing for Packaging of Silicon Photonic MEMS SILICON PHOTONICS XVI, 2021, 11691
- [28] Low Temperature Wafer Bonding for Wafer-Level 3D Integration 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
- [29] Wafer-level chip scale packaging: Benefits for integrated passive devices IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 247 - 251
- [30] Study on the Gold-Gold Thermocompression Bonding for Wafer-level Packaging MICRO AND NANO TECHNOLOGY: 1ST INTERNATIONAL CONFERENCE OF CHINESE SOCIETY OF MICRO/NANO TECHNOLOGY(CSMNT), 2009, 60-61 : 325 - +