Wafer-level processing cuts chip-stole packaging cost

被引：0
|
作者：
Morrison, D
机构：
来源：
ELECTRONIC DESIGN | 1999年 / 47卷 / 21期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：29 / 29
页数：1
相关论文
共 50 条
  • [41] Wafer-level packaging technology for IOGbps TOSAs
    Sherrer, DW
    Brese, N
    Fisher, J
    Gaebe, C
    Heiks, NA
    Getz, J
    Rasnake, J
    Simon, ES
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1325 - 1332
  • [42] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [43] MMIC compatible wafer-level packaging technology
    Chang-Chien, P.
    Zeng, X.
    Tornquist, K.
    Nishimoto, M.
    Battung, M.
    Chung, Y.
    Yang, J.
    Farkas, D.
    Yajima, M.
    Cheung, C.
    Luo, K.
    Eaves, D.
    Lee, J.
    Uyeda, J.
    Duan, D.
    Fordham, O.
    Chung, T.
    Sandhu, R.
    Tsai, R.
    2007 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2007, : 14 - 17
  • [44] Self-adaptive phosphor coating technology for wafer-level scale chip packaging
    周琳淞
    饶海波
    王伟
    万贤龙
    廖骏源
    王雪梅
    周炟
    雷巧林
    Journal of Semiconductors, 2013, 34 (05) : 96 - 99
  • [45] Wafer-level chip-scale packaging for low-end RF products
    Bartek, M
    Zilber, B
    Teomin, D
    Polyakov, A
    Sinaga, S
    Mendes, PM
    Burghartz, JN
    2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
  • [46] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [47] Self-adaptive phosphor coating technology for wafer-level scale chip packaging
    周琳淞
    饶海波
    王伟
    万贤龙
    廖骏源
    王雪梅
    周炟
    雷巧林
    Journal of Semiconductors, 2013, (05) : 96 - 99
  • [48] Wafer-level packaging and laser bonding as an approach for silicon-into-lab-on-chip integration
    Brettschneider, T.
    Dorrer, C.
    Bruendel, M.
    Zengerle, R.
    Daub, M.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (05)
  • [49] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [50] Wafer-level packaging: Front meets back
    Anon
    European Semiconductor, 1999, 21 (11):
12345