Wafer-level processing cuts chip-stole packaging cost

被引:0
|
作者
Morrison, D
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:29 / 29
页数:1
相关论文
共 50 条
  • [1] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
    Stapleton, Russell
    zoba, Dave
    Brannen, Candice
    Hough, Paul
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
  • [2] Materials challenges for wafer-level flip chip packaging
    Ma, BD
    Tong, QK
    Zhang, E
    Kong, SH
    Savoca, A
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 170 - 174
  • [3] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [4] A low cost wafer-level MEMS packaging technology
    Monajemi, P
    Joseph, PJ
    Kohl, PA
    Ayazi, F
    MEMS 2005 MIAMI: TECHNICAL DIGEST, 2005, : 634 - 637
  • [5] Recent advances on a wafer-level flip chip packaging process
    Tong, Q
    Ma, B
    Zhang, E
    Savoca, A
    Nguyen, L
    Quentin, C
    Luo, S
    Li, H
    Fan, L
    Wong, CP
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 101 - 106
  • [6] Wafer-level packaging and test
    Gilg, Larry
    Advanced Packaging, 2002, 11 (11): : 35 - 38
  • [7] Wafer-level packaging update
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2003, 46 (11) : 34 - +
  • [8] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    MRS Bulletin, 2003, 28 : 55 - 59
  • [9] Low-cost wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    MRS BULLETIN, 2003, 28 (01) : 55 - 59
  • [10] Wafer-level chip scale packaging: Benefits for integrated passive devices
    Clearfield, HM
    Young, JL
    Wijeyesekera, SD
    Logan, EA
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 247 - 251