Statistical modeling for postcycling data retention of split-gate flash memories

被引:6
|
作者
Hu, LC [1 ]
Kang, AC
Shih, JR
Lin, YF
Wu, K
King, YC
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Semicond Technol Applicat Res Grp, Hsinchu 300, Taiwan
[2] Taiwan Semicond Mfg Co, Hsinchu 300, Taiwan
关键词
lifetime model; low-temperature data retention (LTDR); program/erase (P/E) cycling; reliability; split-gate Flash memory; stress-induced leakage current;
D O I
10.1109/TDMR.2006.870354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In developing an accurate lifetime-prediction model for postcycling data-retention failure rate of split-gate Flash memories, a floating-gate potential extraction method from the measured bit-cell-current data is proposed. Stress-induced leakage current through the coupling oxide caused by the source-side channel hot electron injection during program operation is the major cause for postcycling data-retention failure bits. Considering charge conservation and trap-assist-tunneling leakage current, the charge-gain behavior under low-temperature bake is modeled and the failure rate under various measured conditions can be predicted precisely. We have found that data-retention lifetime decreases as program/erase (P/E) cycling increases, while failing bits increase with numbers of P/E cycling.
引用
收藏
页码:60 / 66
页数:7
相关论文
共 50 条
  • [41] Shrinkable triple self-aligned field-enhanced split-gate flash memory
    Chu, WT
    Lin, HH
    Hsieh, CT
    Sung, HC
    Wang, YH
    Lin, YT
    Wang, CS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1667 - 1671
  • [42] The Analysis of Erase Voltage Variability in 70-nm Split-Gate Flash Memory Arrays
    Tkachev, Yuri
    Yoo, Jong-Won
    Kotov, Alexander
    Clark, Lawrence T.
    Holbert, Keith E.
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 39 - 42
  • [43] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    Fang Liang
    Kong Weiran
    Gu Jing
    Zhang Bo
    Zou Shichang
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [44] Demonstration of Split-Gate Type Trigate Flash Memory With Highly Suppressed Over-Erase
    Kamei, Takahiro
    Liu, Yongxun
    Matsukawa, Takashi
    Endo, Kazuhiko
    O'uchi, Shinichi
    Tsukada, Junichi
    Yamauchi, Hiromi
    Ishikawa, Yuki
    Hayashida, Tetsuro
    Sakamoto, Kunihiro
    Ogura, Atsushi
    Masahara, Meishoku
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 345 - 347
  • [45] Impact of Source Junctions on the Performance and Cycling-Induced Degradation of Split-Gate Flash Memory
    Zhao, Wei
    He, Yue-Song
    Huang, Chunchieh
    Mei, Len
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (07) : 0741051 - 0741054
  • [46] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    Journal of Semiconductors, 2014, 35 (07) : 73 - 76
  • [47] Analytical modeling of split-gate junction-less transistor for a biosensor application
    Singh, Shradhya
    Raj, Balwinder
    Vishvakarma, S. K.
    SENSING AND BIO-SENSING RESEARCH, 2018, 18 : 31 - 36
  • [48] Characterizing Radiation and Stress-Induced Degradation in an Embedded Split-Gate NOR Flash Memory
    Duncan, Adam R.
    Gadlage, Matthew J.
    Roach, Austin H.
    Kay, Matthew J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (02) : 1276 - 1283
  • [49] A macro SPICE model for 2-bits/cell split-gate flash memory cell
    Liu, Xiaonian
    Xu, Yiran
    Fan, Xiangquan
    Liao, Mengxing
    Li, Pingliang
    Zou, Shichang
    MICROELECTRONICS JOURNAL, 2017, 63 : 75 - 80
  • [50] Floating-Gate Corner-Enhanced Poly-to-Poly Tunneling in Split-Gate Flash Memory Cells
    Tkachev, Yuri
    Liu, Xian
    Kotov, Alexander
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 5 - 11