Statistical modeling for postcycling data retention of split-gate flash memories

被引:6
|
作者
Hu, LC [1 ]
Kang, AC
Shih, JR
Lin, YF
Wu, K
King, YC
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Semicond Technol Applicat Res Grp, Hsinchu 300, Taiwan
[2] Taiwan Semicond Mfg Co, Hsinchu 300, Taiwan
关键词
lifetime model; low-temperature data retention (LTDR); program/erase (P/E) cycling; reliability; split-gate Flash memory; stress-induced leakage current;
D O I
10.1109/TDMR.2006.870354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In developing an accurate lifetime-prediction model for postcycling data-retention failure rate of split-gate Flash memories, a floating-gate potential extraction method from the measured bit-cell-current data is proposed. Stress-induced leakage current through the coupling oxide caused by the source-side channel hot electron injection during program operation is the major cause for postcycling data-retention failure bits. Considering charge conservation and trap-assist-tunneling leakage current, the charge-gain behavior under low-temperature bake is modeled and the failure rate under various measured conditions can be predicted precisely. We have found that data-retention lifetime decreases as program/erase (P/E) cycling increases, while failing bits increase with numbers of P/E cycling.
引用
收藏
页码:60 / 66
页数:7
相关论文
共 50 条
  • [31] Source-side injection single-polysilicon split-gate flash memory
    Yamauchi, Yoshimitsu
    Kamakura, Yoshinari
    Matsuoka, Toshimasa
    Ueda, Naoki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (03)
  • [32] Charge-gain program disturb mechanism in split-gate flash memory cell
    Markov, V.
    Korablev, K.
    Kotov, A.
    Liu, X.
    Jia, Y. B.
    Dang, T. N.
    Levi, A.
    2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2007, : 43 - 47
  • [33] Split-Gate Flash Memory Cell Odd/Even Fail Pattern Failure Analysis
    Chiu, Re-Long
    Higgins, Jason
    Ying, Shu-Lan
    Chung, Jones
    Wang, Gang
    Liu, Xu
    Lim, Ty
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 393 - 395
  • [34] Influence of source coupling on the programming and degradation mechanisms of split-gate flash memory devices
    Huang, KC
    Fang, YK
    Yaung, DN
    Chen, CW
    Sung, HC
    Kuo, D
    Wang, CS
    Liang, MS
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1999, 14 (12) : 1021 - 1025
  • [35] Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate
    Saha, S. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (03) : 204 - 210
  • [36] Physical understanding of program injection and consumption in ultra-scaled SiN Split-Gate memories
    Masoero, L.
    Molas, G.
    Della Marca, V.
    Gely, M.
    Cueto, O.
    Colonna, J. P.
    De Luca, A.
    Brianceau, P.
    Charpin, C.
    Lafond, D.
    Delaye, V.
    Aussenac, F.
    Carabasse, C.
    Pauliac, S.
    Comboroure, C.
    Boivin, P.
    Ghibaudo, G.
    Deleonibus, S.
    De Salvo, B.
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [37] Scalability of split-gate charge trap memories down to 20nm for low-power embedded memories
    Masoero, L.
    Molas, G.
    Brun, F.
    Gely, M.
    Colonna, J. P.
    Della Marca, V.
    Nowak, O. Cueto E.
    De Luca, A.
    Brianceau, P.
    Charpin, C.
    Kies, R.
    Toffoli, A.
    Lafond, D.
    Delaye, V.
    Aussenac, F.
    Carabasse, C.
    Pauliac, S.
    Comboroure, C.
    Ghibaudo, G.
    Deleonibus, S.
    De Salvo, B.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [38] A novel symmetrical split-gate structure for 2-bit per cell flash memory
    方亮
    孔蔚然
    顾靖
    张博
    邹世昌
    Journal of Semiconductors, 2014, (07) : 73 - 76
  • [39] Performance evaluation of field-enhanced p-channel split-gate flash memory
    Chu, WT
    Lin, HH
    Wang, YH
    Hsieh, CT
    Lin, YT
    Wang, CS
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 670 - 672
  • [40] Design considerations for sub-90-nm split-gate Flash-memory cells
    Saha, Samar K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (11) : 3049 - 3055