Optical logic circuits using double controlled logic gate

被引:4
|
作者
Chattopadhyay, Tanay [1 ]
机构
[1] WBPDCL, Kolaghat Thermal Power Stn, Mech Operat Stage 2, KTPP Sub Post Off, Mecheda 721137, W Bengal, India
关键词
logic circuits; logic gates; mathematical analysis; optical logic; optical logic circuits; logic gate; irreversible computer; data loss; special circuit design; double controlled logic circuit; circuit complexity; power cost; mathematical model; Boolean logic unit; grey-to-binary-to-grey code conversion; cross-bar network architecture; controlled logic unit; optical cost; optical delay; switching energy; POWER-CONSUMPTION; ULTRAFAST; ENERGY; SWITCH; THERMODYNAMICS; ARCHITECTURE; COMPUTATION; OPERATIONS;
D O I
10.1049/iet-opt.2013.0063
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Conventional irreversible computer is power dissipative. Data loss is the major problem in such computation, but it can be minimised with a special circuit design. In this study optical double controlled logic' (DCL) circuit is proposed, which can minimise the circuit complexity and power cost. The mathematical model of the DCL circuit is given in this study, which also has good cascadability and compactness. Some complex logic circuits (16-Boolean logic unit, grey-to-binary-to-grey code conversion and cross-bar network architecture) using controlled logic unit have also been proposed in this study. The circuits also have reversible property. The performance of the proposed circuits from the viewpoint of optical cost, optical delay and switching energy is also discussed in this study.
引用
收藏
页码:99 / 109
页数:11
相关论文
共 50 条
  • [21] Majority Logic Gate Synthesis Approaches for Post-CMOS Logic Circuits: A Review
    Vemuru, Srinivasa
    Wang, Peng
    Niamat, Mohammed
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 284 - 289
  • [22] An Optimal Gate Design for the Synthesis of Ternary Logic Circuits
    Kim, Sunmean
    Lim, Taeho
    Kang, Seokhyeong
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 476 - 481
  • [23] DESIGNING LOGIC-CIRCUITS FOR GATE ARRAY IMPLEMENTATION
    SCOTT, I
    ELECTRONIC ENGINEERING, 1983, 55 (679): : 61 - 64
  • [24] An Improved iMemComp OR Gate and its Applications in Logic Circuits
    Wei, Feng
    Cui, Xiaole
    Cui, Xiaoxin
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01) : 57 - 61
  • [25] New SQUID gate and its implementation into logic circuits
    Furuta, F
    Matsumoto, S
    Akaike, H
    Fujimaki, A
    Hayakawa, H
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3311 - 3314
  • [26] Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
    Han, Seong-Joo
    Han, Joon-kyu
    Kim, Myung-Su
    Yun, Gyeong-Jun
    Yu, Ji-Man
    Tcho, Il-Woong
    Seo, Myungsoo
    Lee, Geon-Beom
    Choi, Yang-Kyu
    SCIENTIFIC REPORTS, 2021, 11 (01)
  • [27] Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
    Seong-Joo Han
    Joon-Kyu Han
    Myung-Su Kim
    Gyeong-Jun Yun
    Ji-Man Yu
    Il-Woong Tcho
    Myungsoo Seo
    Geon-Beom Lee
    Yang-Kyu Choi
    Scientific Reports, 11
  • [28] An efficient probabilistic method for logic circuits using real delay gate model
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Stouraitis, T
    Goutis, C
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 286 - 289
  • [29] Efficient probabilistic method for logic circuits using real delay gate model
    Theodoridis, G.
    Theoharis, S.
    Soudris, D.
    Stouraitis, T.
    Goutis, C.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [30] Robust Logic Circuits Design Using SOI Shorted-Gate FinFETs
    Ul Haq, Shams
    Sharma, Vijay Kumar
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2023, 61 (01) : 57 - 66