共 50 条
- [21] Majority Logic Gate Synthesis Approaches for Post-CMOS Logic Circuits: A Review 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 284 - 289
- [22] An Optimal Gate Design for the Synthesis of Ternary Logic Circuits 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 476 - 481
- [23] DESIGNING LOGIC-CIRCUITS FOR GATE ARRAY IMPLEMENTATION ELECTRONIC ENGINEERING, 1983, 55 (679): : 61 - 64
- [27] Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs Scientific Reports, 11
- [28] An efficient probabilistic method for logic circuits using real delay gate model ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 286 - 289
- [29] Efficient probabilistic method for logic circuits using real delay gate model Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1