Single-chip baseband signal processor for software-defined radio

被引：0
|
作者：
Nishijima, S [1 ]
Saito, M [1 ]
Sugiyama, I [1 ]
机构：
[1] Fujitsu Ltd, Kawasaki, Kanagawa, Japan
来源：
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL | 2006年 / 42卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Reconfigurable processor technology offers a way to couple significant hardware performance improvements with realtime software signal processing. This technology enables software-defined radio (SDR) to be realized on a system-on-a-chip (SoC) platform. In this paper, we describe an SDR SoC LSI that is suitable for use in programmable wireless communication systems. The LSI has two advanced features. First, the hybrid architecture consists of reconfigurable signal processors and accelerator circuits. These accelerators are parametric circuits essential for baseband processing. Second, the reconfigurable processing elements have a cluster structure that improves the mapping efficiency and minimizes the processing time. We also describe a prototype SDR system that uses this LSI to perform software-defined IEEE802.11a and 11b communications.
引用
收藏
页码：240 / 247
页数：8
相关论文
共 50 条
  • [41] Adaptive baseband architecure for software-defined radar application
    Zhao, YY
    Gagne, JF
    Wu, K
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1087 - 1090
  • [42] Reconfigurable baseband modulator for Software Defined Radio
    Kumar, Praveen P.
    Mohammad, Noor S. K.
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 189 - 193
  • [43] Programmable Networks-From Software-Defined Radio to Software-Defined Networking
    Macedo, Daniel F.
    Guedes, Dorgival
    Vieira, Luiz F. M.
    Vieira, Marcos A. M.
    Nogueira, Michele
    IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2015, 17 (02): : 1102 - 1125
  • [44] A single-chip IPSEC cryptographic processor
    McLoone, M
    McCanny, JV
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 133 - 138
  • [45] SPVA: A novel digital signal processor architecture for Software Defined Radio
    Fang, Xing
    Wang, Dong
    Chen, Shuming
    2008 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2008, : 856 - 859
  • [46] Aegis: A single-chip secure processor
    Suh, G. Edward
    O'Donnell, Charles W.
    Devadas, Srinivas
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (06): : 570 - 580
  • [47] A SINGLE-CHIP NONRECURSIVE DIGITAL PROCESSOR
    KERR, GW
    RADIO AND ELECTRONIC ENGINEER, 1982, 52 (06): : 304 - 308
  • [48] Multicore Software-Defined Radio Architecture for GNSS Receiver Signal Processing
    Hurskainen, Heikki
    Raasakka, Jussi
    Ahonen, Tapani
    Nurmi, Jari
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
  • [49] A 4th-order reconfigurable analog baseband filter for software-defined radio applications
    Wang Weiwei
    Chang Xuegui
    Wang Xiao
    Han Kefeng
    Tan Xi
    Yan Na
    Min Hao
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (04)
  • [50] High Dynamic Range (HDR) Signal Processing on Software-Defined Radio
    Do, Phillip, V
    Hernandez, Jesse
    Lu, Zhao
    Garcia, Danson Evan
    Mann, Steve
    2020 IEEE SENSORS, 2020,
12345