Arithmetic Algorithms and Circuits to Convert MVL to MVL Coded Decimal and Vice Versa

被引:0
作者
Osseily, Hassan Amine [1 ]
Haidar, Ali Massoud [2 ]
机构
[1] Beirut Arab Univ, Fac Engn, Dept Elect, Beirut, Lebanon
[2] Beirut Arab Univ, Fac Engn, Dept Comp, Beirut, Lebanon
来源
2008 3RD INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES: FROM THEORY TO APPLICATIONS, VOLS 1-5 | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The purpose of this paper is to present new algorithms and circuits to convert from MVL (Multiple Valued Logic) to MVL Coded Decimal (MVL-CD) and vice versa. We will introduce two conversion techniques: the first one is called "Addition-Subtraction technique" (AST) while the other method is called "Division-Multiplication Technique" (DMT). Based on AST, we will develop the algorithm and circuit of converters for quaternary and quinary systems The Addition technique will be applied for converting from MVL to MVL-CD while Subtraction is used for reverse operation. In addition, we will develop the algorithm and circuit of DMT converter for quinary system by using delta gate [81 elements. The division technique will be used to convert MVL to MVL-CD while multiplication will be used for the inverse conversion. At the end of this paper, a brief comparison will show the advantages and disadvantages of these methods in terms of cost and performance. Moreover, we will compare our techniques with other authors' methods and algorithms.
引用
收藏
页码:2443 / +
页数:2
相关论文
共 8 条
  • [1] ADHAM SMI, 1985, P 15 INT S MULT VAL, P371
  • [2] DEVELOPMENT OF MULTIPLE-VALUED LOGIC AS RELATED TO COMPUTER SCIENCE
    EPSTEIN, G
    FRIEDER, G
    RINE, DC
    [J]. COMPUTER, 1974, 7 (09) : 20 - 32
  • [3] EPSTEIN G, 1993, MULTIPLE VALUED LOGI, P12
  • [4] HAIDER AM, 1991, IEICE C, P1
  • [5] Lu H., 1988, Proceedings of the Eighteenth International Symposium on Multiple-Valued Logic (Cat. No.88CH2546-0), P364, DOI 10.1109/ISMVL.1988.5196
  • [6] MALVINO AP, 1994, DIGITAL COMPUTER ELE
  • [7] MANO M, 2001, LOGIC COMPUTER DESIG, P3
  • [8] SASOA T, 1981, IEEE T COMP, V30, P635