Adaptive Multiset Stochastic Decoding of Non-Binary LDPC Codes

被引:15
作者
Ciobanu, Alexandru [1 ]
Hemati, Saied [2 ]
Gross, Warren J. [1 ]
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2A7, Canada
[2] Linkoping Univ, Dept Elect Engn, SE-58183 Linkoping, Sweden
关键词
Iterative decoding; low-density parity-check code; non-binary codes; parallel architectures; stochastic decoding; PARITY-CHECK CODES; DESIGN;
D O I
10.1109/TSP.2013.2264813
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a non-binary stochastic decoding algorithm for low-density parity-check (LDPC) codes over GF(q) with degree two variable nodes, called Adaptive Multiset Stochastic Algorithm (AMSA). The algorithm uses multisets, an extension of sets that allows multiple occurrences of an element, to represent probability mass functions that simplifies the structure of the variable nodes. The run-time complexity of one decoding cycle using AMSA is O(q) for conventional memory architectures, and O(1) if a custom memory architecture is used. Two fully-parallel AMSA decoders are implemented on FPGA for two (192,96) (2,4)-regular codes over GF(64) and GF(256), both achieving a maximum clock frequency of 108 MHz. The GF(64) decoder has a coded throughput of 65 Mb/s at E-b/N-0 = 2.4 dB when using conventional memory, while a decoder using the custom memory version can achieve 698 Mb/s at the same E-b/N-0. At a frame error rate (FER) of 2 x 10(-6) the GF(64) version of the algorithm is only 0.04 dB away from the floating-point SPA performance, and for the GF(256) code the difference is 0.2 dB. To the best of our knowledge, this is the first fully parallel non-binary LDPC decoder over GF(256) reported in the literature.
引用
收藏
页码:4100 / 4113
页数:14
相关论文
共 43 条
[1]  
Alfke P., 1996, Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators
[2]  
[Anonymous], P FUT NETW MOB SUMM
[3]  
[Anonymous], 2005, SPRINGER TEXTS STAT
[4]  
[Anonymous], FUTURE NETWORK MOBIL
[5]  
[Anonymous], 2006, 80216E2005 IEEE COMP
[6]  
[Anonymous], 2005, 80232005 IEEE
[7]  
[Anonymous], 80211AN IEEE
[8]  
Barnault L, 2003, 2003 IEEE INFORMATION THEORY WORKSHOP, PROCEEDINGS, P70
[9]  
Boutillon E., 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing (ISTC 2010), P201, DOI 10.1109/ISTC.2010.5613839
[10]   Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes [J].
Cai, Fang ;
Zhang, Xinmiao .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) :2010-2023