Fast transient DC-DC converter with adaptive compensation zero technique

被引：0

作者：

Yang, Ling ^{[1
]}

Dai, Guoding ^{[1
]}

Xue, Chaoyao ^{[1
]}

机构：

[1] Xidian Univ, Inst Elect CAD, Xian 710071, Shaanxi, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2013年 / 75卷 / 02期

关键词：

Buck converter; Adaptive compensation zero; Phase margin; Transient response; ERROR AMPLIFIER;

D O I：

10.1007/s10470-013-0047-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This letter is to present an adaptive compensation zero circuit to achieve good transient response in current-mode DC-DC buck converter. The proposed structure introduces an adaptive resistance dynamically adjusted according to the different output load conditions, which achieves an adequate system phase margin. A monolithic DC-DC buck converter using the proposed structure was fabricated with 0.35 mu m CMOS process. Measurement results show that the transient undershoot/overshoot voltage and the recovery time do not exceed 60 mV and 20 mu s for a load current variation from 0 to 1 A.

引用

页码：287 / 292

页数：6

共 11 条

[1] On-chip current sensing techniques for hysteresis current controlled DC-DC converters [J].

Chen, JJ ;

Lin, YT ;

Lin, HY ;

Su, JH ;

Chung, WY ;

Hwang, YS ;

Tseng, CL .

ELECTRONICS LETTERS, 2005, 41 (02) :95-97

[2] Fast-transient dc-dc converter with on-chip compensated error amplifier [J].

Chen, Ke-Horng ;

Huang, Hong-Wei ;

Kuo, Sy-Yen .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) :1150-1154

[3]

Chen L., 2006, U. S. Patent, Patent No. [20 060 176 098, 20060176098]

[4] Adaptive Pole-Zero Position (APZP) Technique of Regulated Power Supply for Improving SNR [J].

Hsieh, Chun-Yu ;

Chen, Ke-Horng .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2949-2963

[5]

Huang HW, 2006, PROC EUR SOLID-STATE, P324

[6] Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators [J].

Lee, H ;

Mok, PKT ;

Leung, KN .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (09) :563-567

[7] Current mode DC-DC buck converters with optimal fast-transient control [J].

Lee, Yu-Huei ;

Wang, Shih-Jung ;

Hsieh, Chun-Yu ;

Chen, Ke-Horng .

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :3045-3048

[8] Proportional Compensated Buck Converter With a Differential-In Differential-Out (DIDO) Error Amplifier and Load Regulation Enhancement (LRE) Mechanism [J].

Lee, Yu-Huei ;

Chu, Kuan-Yu ;

Shih, Chun-Jen ;

Chen, Ke-Horng .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (05) :2426-2436

[9] A High-Efficiency CMOS DC-DC Converter With 9-μs Transient Recovery Time [J].

Liu, Pang-Jung ;

Ye, Wei-Shan ;

Tai, Jia-Nan ;

Chen, Hsin-Shu ;

Chen, Jau-Horng ;

Chen, Yi-Jan Emery .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (03) :575-583

[10] A green-switch controller IC for cascade buck-boost converter with seamless transition over entire input and load range [J].

Lou, Jia-Na ;

Wu, Xiao-Bo ;

Zhao, Meng-Lian ;

Yan, Xiao-Lang .

MICROELECTRONICS JOURNAL, 2011, 42 (10) :1151-1163

← 1 2 →