An 8-Gb/s Inductorless Adaptive Passive Equalizer in 0.18-μm CMOS Technology

被引：1

作者：

Moon, Joung-Wook ^{[1
]}

Choi, Woo-Young ^{[1
]}

机构：

[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 120749, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2012年 / 12卷 / 04期

基金：

新加坡国家研究基金会;

关键词：

Adaptive equalizer; CMOS; inductor-less; passive filter; power efficient;

D O I：

10.5573/JSTS.2012.12.4.405

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an inductorless 8-Gb/s adaptive passive equalizer with low-power consumption and small chip area. The equalizer has a tunable RC filter which provides high-frequency gain boosting and a limiting amplifier that restores the signal level from the filter output. It also includes a feedback loop which automatically adjusts the filter gain for the optimal frequency response. The equalizer fabricated in 0.18-mu m CMOS technology can successfully equalize 8-Gb/s data transmitted through up to 50-cm FR4 PCB channels. It consumes 6.75 mW from 1.8-V supply voltage and occupies 0.021 mm(2) of chip area.

引用

页码：405 / 410

页数：6

共 10 条

[1] A 2Gb/s 2-tap DFE receiver for mult-drop single-ended signaling systems with reduced noise [J].

Bae, SJ ;

Chi, HJ ;

Sohn, YS ;

Park, HJ .

2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :244-245

[2] A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method [J].

Choi, JS ;

Hwang, MS ;

Jeong, DK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :419-425

[3]

Gondi S., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P328

[4] A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology [J].

Lee, Jri .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (09) :2058-2066

[5] A passive filter for 10-Gb/s analog equalizer in 0.18-μm CMOS technology [J].

Lu, Jian-Hao ;

Luo, Chi-Lun ;

Liu, Shen-Iuan .

2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, :404-407

[6]

Park M., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P230, DOI 10.1109/ISSCC.2007.373378

[7]

Shin DH, 2009, IEEE CUST INTEGR CIR, P117, DOI 10.1109/CICC.2009.5280898

[8] A 2.2Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation [J].

Sohn, YS ;

Bae, SJ ;

Park, HJ ;

Kim, CH ;

Cho, SI .

PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, :473-476

[9]

Sun R., 2006, IEEE VLSI CIRC S JUN

[10]

Uchiki H., 2008, ISSCC FEB, P104

← 1 →