A new fault-tolerant single-bit comparator in QCA technology using a novel X-NOR gate

被引:3
作者
Yin, Yuexi [1 ]
Liu, Jiaxuan [1 ]
She, Chen [2 ]
机构
[1] Beijing Univ Posts & Telecommun, Beijing 100000, Peoples R China
[2] TianGong Univ, Sch Econ & Management, Tianjin 300387, Peoples R China
来源
OPTIK | 2022年 / 269卷
关键词
XOR/XNOR; Quantum-Dot Cellular Automata; Comparator; Fault-Tolerant; QCADesigner; DOT CELLULAR-AUTOMATA; 5-INPUT MAJORITY GATE; EFFICIENT DESIGN; FULL ADDER; CIRCUIT;
D O I
10.1016/j.ijleo.2022.169837
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Quantum-dot Cellular Automata (QCA) is one of the potential remedies to the limitations of transistor-based technologies. The QCA is brand-new, significant nanotechnology that has caught the attention of many scholars. It has a lot of tempting qualities, such as quick speed, low energy usage, and small size. This work uses QCA's cell contact rules to provide a new fault-tolerant XNOR gate. Additionally, a unique comparator circuit is suggested that makes use of the fault-tolerant XNOR gates. The proposed comparator offers a noteworthy improvement in both area and gate count. The proposed circuits' functionality, implementation, and testing are validated using the QCADesigner simulator. Only 106 cells make up this fault-tolerant comparator, which has a desirable size of 0.10 mu m(2). Additionally, the outcomes showed that the design offers improved fault-tolerant features in comparison to its alternatives. Investigations also looked into single-cell omission, displacement, misalignment, and other deposition defects. Based on the experiment's outcomes, the suggested comparator can tolerate more than 80 % of faults.
引用
收藏
页数:10
相关论文
共 17 条
  • [11] Robust QCA full-adders using an efficient fault-tolerant five-input majority gate
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    Heikalabad, Saeed Rasouli
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) : 1037 - 1056
  • [12] Analysis and design of a new fault-tolerant digital comparator based on nano-scale quantum technology
    Jiao, Yuhan
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (20)
  • [13] Fault-tolerant Quantum Implementation of 1-bit and 4-bit Comparator Circuit using Clifford plus T-group
    Biswal, Laxmidhar
    Bandyopadhay, Chandan
    Rahaman, Hafizur
    PROCEEDINGS OF THE 2019 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2019), 2019, : 108 - 113
  • [14] Novel Feynman-Based Reversible and Fault-Tolerant Nano-communication Arithmetic Architecture Based on QCA Technology
    Bagherian Khosroshahy M.
    Abdoli A.
    Panahi M.M.
    SN Computer Science, 2021, 2 (6)
  • [15] Using a nanoscale technology for designing fault-tolerant 2:1 multiplexer based on a majority gate
    Rongyi He
    Xiaoqun Wang
    Kairui Gao
    Photonic Network Communications, 2022, 44 : 52 - 59
  • [16] An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    Heikalabad, Saeed Rasouli
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 82
  • [17] Design and Analysis of a High-Performance N-Bit Digital Comparator Using a Novel EX-OR-NOR Gate
    Atima, Bushra F.
    Handel, Rajeevan C.
    Himan, Rohit D.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2023, 17 (04): : 287 - 305