A novel approach for bit-serial AB2 multiplication in finite fields GF(2m)

被引:2
|
作者
Jeon, Jun-Cheol [1 ]
Kim, Kee-Won [1 ]
Yoo, Kee-Young [1 ]
机构
[1] Kyungpook Natl Univ, Dept Comp Engn, Taegu 702701, South Korea
关键词
public-key cryptosystem; exponentiation; modular multiplication; irreducible all one polynomial; inner products;
D O I
10.1016/j.camwa.2005.07.019
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
This paper presents a new inner product AB(2) multiplication algorithm and effective hardware architecture for exponentiation in finite fields CF(2(m)). Exponentiation is more efficiently implemented by applying AB(2) multiplication repeatedly rather than AB multiplication. Thus, efficient AB(2) multiplication algorithms and simple architectures are the key to implementing exponentiation. Accordingly, this paper proposes an efficient inner product multiplication algorithm based on an irreducible all one polynomial (AOP) and simple architecture, which has the same hardware equipment as Fenn's AB multiplier. The proposed bit-serial multiplication algorithm and architecture are highly regular and simpler than those of previous works. (C) 2006 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1103 / 1112
页数:10
相关论文
共 50 条
  • [41] BIT-SERIAL BERLEKAMP-LIKE MULTIPLIERS FOR GF(2(M))
    FENN, STJ
    BENAISSA, M
    TAYLOR, D
    ELECTRONICS LETTERS, 1995, 31 (22) : 1893 - 1894
  • [42] A DUAL BASIS BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2(M))
    FENN, STJ
    TAYLOR, D
    BENAISSA, M
    INTEGRATION-THE VLSI JOURNAL, 1995, 18 (2-3) : 139 - 149
  • [43] Computational algorithm and architecture for AB2 multiplication in finite fields
    Jeon, JC
    Yoo, KY
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2003, PT 1, PROCEEDINGS, 2003, 2667 : 947 - 956
  • [44] Efficient bit serial multiplication using optimal normal bases of type II in GF(2m)
    Kwon, S
    Ryu, H
    INFORMATION SECURITY, PROCEEDINGS, 2002, 2433 : 300 - 308
  • [45] Novel structures for serial multiplication over the finite field GF(2(m))
    Mekhallalati, MC
    Ashur, AS
    VLSI SIGNAL PROCESSING, IX, 1996, : 65 - 74
  • [46] Efficient bit-parallel multipliers over finite fields GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    COMPUTERS & ELECTRICAL ENGINEERING, 2010, 36 (05) : 955 - 968
  • [47] An efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 361 - 365
  • [48] Efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 205 - 208
  • [49] A New digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
  • [50] A DIGIT-SERIAL ARCHITECTURE FOR INVERSION AND MULTIPLICATION IN GF(2M)
    Fan, Junfeng
    Verbauwhede, Ingrid
    2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 7 - 12