A novel approach for bit-serial AB2 multiplication in finite fields GF(2m)

被引:2
|
作者
Jeon, Jun-Cheol [1 ]
Kim, Kee-Won [1 ]
Yoo, Kee-Young [1 ]
机构
[1] Kyungpook Natl Univ, Dept Comp Engn, Taegu 702701, South Korea
关键词
public-key cryptosystem; exponentiation; modular multiplication; irreducible all one polynomial; inner products;
D O I
10.1016/j.camwa.2005.07.019
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
This paper presents a new inner product AB(2) multiplication algorithm and effective hardware architecture for exponentiation in finite fields CF(2(m)). Exponentiation is more efficiently implemented by applying AB(2) multiplication repeatedly rather than AB multiplication. Thus, efficient AB(2) multiplication algorithms and simple architectures are the key to implementing exponentiation. Accordingly, this paper proposes an efficient inner product multiplication algorithm based on an irreducible all one polynomial (AOP) and simple architecture, which has the same hardware equipment as Fenn's AB multiplier. The proposed bit-serial multiplication algorithm and architecture are highly regular and simpler than those of previous works. (C) 2006 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1103 / 1112
页数:10
相关论文
共 50 条
  • [1] ON BIT-SERIAL MULTIPLICATION AND DUAL BASES IN GF(2M)
    STINSON, DR
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (06) : 1733 - 1736
  • [2] Efficient bit serial multiplication in GF(2m) for a class of finite fields
    Kwon, S
    Ryu, H
    INFORMATION NETWORKING: NETWORKING TECHNOLOGIES FOR ENHANCED INTERNET SERVICES, 2003, 2662 : 762 - 771
  • [3] A Versatile Reconfigurable Bit-Serial Multiplier Architecture in Finite Fields GF(2m)
    Nikooghadam, Morteza
    Malekian, Ehsan
    Zakerolhosseini, Ali
    ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 227 - 234
  • [4] Improved throughput bit-serial multiplier for GF(2m) fields
    Selimis, George N.
    Fournaris, Apostolos P.
    Michail, Harris E.
    Koufoplavlou, Odysseas
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 217 - 226
  • [5] A Versatile Low Power Design of Bit-Serial Multiplier in Finite Fields GF (2m)
    Remy, M.
    Prabhu, E.
    Mangalam, H.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [6] Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2m)
    Hariri, Arash
    Reyhani-Masoleh, Arash
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (10) : 1332 - 1345
  • [7] Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 527 - 530
  • [8] Bit-serial multiplication in GF(2m) using irreducible all-one polynomials
    Fenn, STJ
    Parker, MG
    Benaissa, M
    Taylor, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (06): : 391 - 393
  • [9] Low-complexity Parallel and Serial Systolic Architectures for AB2 Multiplication in GF(2m)
    Kim, Kee-Won
    Lee, Won-Jin
    IETE TECHNICAL REVIEW, 2013, 30 (02) : 134 - 141
  • [10] A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)
    ZHOU, BB
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 749 - 751