Temperature-aware multi-application mapping on network-on-chip based many-core systems

被引:9
作者
Cao, Shan [1 ]
Salcic, Zoran [2 ]
Li, Zhaolin [3 ]
Wei, Shaojun [4 ]
Ding, Yingtao [1 ]
机构
[1] Beijing Inst Technol, Sch Informat & Elect, Inst Microelect Technol, Beijing, Peoples R China
[2] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand
[3] Tsinghua Univ, Res Inst Informat Technol, Tsinghua Natl Lab Informat Sci & Technol, Beijing, Peoples R China
[4] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Temperature-aware; Many-core; Thermal coupling; Task mapping; Network-on-Chip;
D O I
10.1016/j.micpro.2016.03.010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the number of processor cores increases and the core size shrinks, chip temperature has become a critical design issue for Network-on-Chip (NoC) based many-core systems. However, few task mapping methods consider temperature optimization, and even fewer in multi-application scenarios. In this paper, we propose a temperature-aware multi-application mapping scheme for NoC-based many-core systems. Chip temperature is reduced by balancing workloads among cores while few communication overheads are introduced. The applications are firstly partitioned into subgraphs, and the inter-subgraph communication is minimized. A submesh region is then allocated to each subgraph so as to avoid long distance communication. The processing speed of each core is estimated to decide the submesh size according to current temperature distribution, so the submesh allocation is efficient for balanced core temperatures. Finally, task mapping within each pair of subgraph and submesh is performed. The core temperatures, the heating of adjacent cores, chip layout and communication overheads are all considered. Besides, the voltage and frequency level of each task is also scaled down for temperature reduction while timing constraints are guaranteed. Experimental results show that the peak temperature is reduced by 4.8 degrees C compared to current approaches and the temperature variance is reduced to 42% of the initial temperature variance. The energy consumption and communication overheads are also reduced. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:149 / 160
页数:12
相关论文
共 29 条
  • [1] [Anonymous], 2018, Graph theory
  • [2] [Anonymous], 2012, EFFICIENT MICROARCHI
  • [3] Forced convective interlayer cooling in vertically integrated packages
    Brunschwiler, Thomas
    Michel, B.
    Rothuizen, Hugo
    Kloter, U.
    Wunderle, B.
    Oppermann, H.
    Reichl, H.
    [J]. 2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 1114 - +
  • [4] Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs
    Cheng, Yuanqing
    Zhang, Lei
    Han, Yinhe
    Li, Xiaowei
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 239 - 249
  • [5] Coskun AK, 2008, ASIA S PACIF DES AUT, P452
  • [6] Cox M, 2013, IEEE SYM EMBED SYST, P11, DOI 10.1109/ESTIMedia.2013.6704498
  • [7] Das A., 2014, DESIGN AUTOMATION TE
  • [8] Energy-Aware Task Mapping and Scheduling for Reliable Embedded Computing Systems
    Das, Anup
    Kumar, Akash
    Veeravalli, Bharadwaj
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [9] Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs
    Healy, Michael
    Vittes, Mario
    Ekpanyapong, Mongkol
    Ballapuram, Chinnakrishnan S.
    Lim, Sung Kyu
    Lee, Hsien-Hsin S.
    Loh, Gabriel H.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (01) : 38 - 52
  • [10] Healy MB, 2009, ASIA S PACIF DES AUT, P43, DOI 10.1109/ASPDAC.2009.4796439