Micro-XRD characterization of a single copper filled through-silicon via

被引:6
作者
Faheem, Mohammad [1 ]
Giridharan, Rudraskandan Ratnadurai [1 ]
Liang, Yifan [1 ]
van der Heide, Paul [1 ]
机构
[1] GLOBALFOUNDRIES Inc, Malta, NY 12020 USA
关键词
TSV; Micro-XRD; Phase analysis; Stress; Cu X ray source; 2D detector; THERMAL-STRESSES; FABRICATION; VIAS;
D O I
10.1016/j.matlet.2015.08.140
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Three single through-silicon vies (TSVs) of 6 x 50 mu m(2) in size with Ta barrier-Cu seed only, barrier-seed electroplated un-annealed and annealed at 420 degrees C for 30 min have been investigated by conventional XRD technique using 20 mu m and 50 mu m beams. The cross section of the Cu seed TSV was divided into three zones, 10 gm in depth for the bottom zone, the middle and the top zone each 20 mu m in depth. The diffractograms obtained with the 20 mu m beam indicated the presence of CuTa2O6 at top and bottom zones along with additional alpha-Ta planes at the bottom zone compared to the 50 mu m beam. After electroplating, the beta-Ta phase and an additional Cu (200) plane appeared. The annealed TSV showed the existence of predominantly alpha-Ta phases. The stress measurements revealed that annealed TSVs have a tensile stress compared to the un-annealed. This can be attributed the Cu grain growth. It is clearly observed that conventional XRD can greatly help to understand and optimize the TSV's development parameters. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:391 / 394
页数:4
相关论文
共 20 条
  • [11] Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects
    Ryu, Suk-Kyu
    Lu, Kuan-Hsun
    Zhang, Xuefeng
    Im, Jang-Hi
    Ho, Paul S.
    Huang, Rui
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (01) : 35 - 43
  • [12] SAETTLER P, 2012, IEEE EL COMP TECHN C, P619
  • [13] Application of lock-in thermography for failure analysis in integrated circuits using quantitative phase shift analysis
    Schmidt, Ch
    Altmann, F.
    Breitenstein, O.
    [J]. MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2012, 177 (15): : 1261 - 1267
  • [14] Modeling Stress in Silicon With TSVs and Its Effect on Mobility
    Selvanayagam, Cheryl
    Zhang, Xiaowu
    Rajoo, Ranjan
    Pinjala, Damaruganath
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (09): : 1328 - 1335
  • [15] Simulation and fabrication of two Cu TSV electroplating methods for wafer-level 3D integrated circuits packaging
    Shi, Shuai
    Wang, Xuefang
    Xu, Chunlin
    Yuan, Jiaojiao
    Fang, Jing
    Liu, Sheng
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2013, 203 : 52 - 61
  • [16] Suzuki Yutaka, 2010, IEEE EL COMP TECHN C, P1273
  • [17] Uniaxial-process-induced strained-Si: Extending the CMOS roadmap
    Thompson, SE
    Sun, GY
    Choi, YS
    Nishida, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1010 - 1020
  • [18] Wilson C.J., 2012, IEEE INT INT TECHN C, P1
  • [19] Numerical Simulation and Experimental Verification of Additive Distribution in Through-Silicon Via during Copper Filling Process
    Zhang, Yazhou
    Ding, Guifu
    Cheng, Ping
    Wang, Hong
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2015, 162 (01) : D62 - D67
  • [20] Zhao J. Qiu, 2013, IEEE EL COMP TECHN C, P397