A plan-generation-evaluation framework for design space exploration of digital systems design

被引:3
作者
Kim, JK [1 ]
Kim, TG [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon, South Korea
关键词
design space exploration; plan-generation-evaluation framework; graph pruning; attributed AND-OR graph;
D O I
10.1093/ietfec/e89-a.3.772
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern digital systems design requires us to explore a large and complex design space to find a best configuration which satisfies design requirements. Such exploration requires a sound representation of design space from which design candidates are efficiently generated, each of which then is evaluated. This paper proposes a plan-generation-evaluation framework which supports a complete process of such design space exploration. The plan phase constitutes a design space of all possible design alternatives by means of a formally defined representation scheme of attributed AND-OR graph. The generation phase generates a set of candidates by algorithmic pruning of the design space in an attributed AND-OR graph with respect to design requirements as well as architectural constraints. Finally, the evaluation phase measures performance of design candidates in a pruned graph to select a best one. A complete process of cache design is exemplified to show the effectiveness of the proposed framework.
引用
收藏
页码:772 / 781
页数:10
相关论文
共 17 条
[1]   Model-based exploration of the design space for heterogeneous systems on chip [J].
Blume, H ;
Hübert, H ;
Feldkämper, HT ;
Noll, TG .
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, :29-40
[2]   The fault-tolerant layered queueing network model for performability of distributed systems [J].
Das, O ;
Woodside, CM .
IEEE INTERNATIONAL COMPUTER PERFORMANCE AND DEPENDABILITY SYMPOSIUM -PROCEEDINGS, 1998, :132-141
[3]  
Dasgupta P. S., 1995, Proceedings of the 8th International Conference on VLSI Design (Cat. No.95TH802), P370, DOI 10.1109/ICVD.1995.512141
[4]   Efficient microprocessor design space exploration through statistical simulation [J].
Eeckhout, L ;
Stroobandt, D ;
De Bosschere, K .
36TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2003, :233-240
[5]   System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002) [J].
Givargis, T ;
Vahid, F ;
Henkel, J .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) :416-422
[6]  
HADZIC T, 2004, P INT C EC TECHN ORG, P131
[7]  
HANG CL, 1971, ARTIFICIAL INTELLIGN, P117
[8]  
Kim JK, 2003, IEICE T FUND ELECTR, VE86A, P3089
[9]  
Kobayashi S, 2002, INT CONF ACOUST SPEE, P3168
[10]  
La Rosa A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P570