共 17 条
[1]
Model-based exploration of the design space for heterogeneous systems on chip
[J].
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS,
2002,
:29-40
[2]
The fault-tolerant layered queueing network model for performability of distributed systems
[J].
IEEE INTERNATIONAL COMPUTER PERFORMANCE AND DEPENDABILITY SYMPOSIUM -PROCEEDINGS,
1998,
:132-141
[3]
Dasgupta P. S., 1995, Proceedings of the 8th International Conference on VLSI Design (Cat. No.95TH802), P370, DOI 10.1109/ICVD.1995.512141
[4]
Efficient microprocessor design space exploration through statistical simulation
[J].
36TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS,
2003,
:233-240
[6]
HADZIC T, 2004, P INT C EC TECHN ORG, P131
[7]
HANG CL, 1971, ARTIFICIAL INTELLIGN, P117
[8]
Kim JK, 2003, IEICE T FUND ELECTR, VE86A, P3089
[9]
Kobayashi S, 2002, INT CONF ACOUST SPEE, P3168
[10]
La Rosa A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P570