Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs

被引：69

作者：

Karmakar, Supriya ^{[1
,2
]}

Chandy, John A. ^{[1
]}

Jain, Faquir C. ^{[1
]}

机构：

[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA

[2] Intel Corp, Hillsboro, OR 97124 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2013年 / 21卷 / 05期

关键词：

Integrated circuit; quantum dot gate field effect transistor (QDGFET); ternary logic; VLSI; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; MODFET; HEMT; WELL;

D O I：

10.1109/TVLSI.2012.2198248

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we discuss logic circuit designs using the circuit model of three-state quantum dot gate field effect transistors (QDGFETs). QDGFETs produce one intermediate state between the two normal stable ON and OFF states due to a change in the threshold voltage over this range. We have developed a simplified circuit model that accounts for this intermediate state. Interesting logic can be implemented using QDGFETs. In this paper, we discuss the designs of various two-input three-state QDGFET gates, including NAND- and NOR-like operations and their application in different combinational circuits like decoder, multiplier, adder, and so on. Increased number of states in three-state QDGFETs will increase the number of bit-handling capability of this device and will help us to handle more number of bits at a time with less circuit elements.

引用

页码：793 / 806

页数：14

共 40 条

[1]

[Anonymous], 2009, 13 INT WORKSH COMP E

[2] LOW POWER DISSIPATION MOS TERNARY LOGIC FAMILY. [J].

Balla, Prabhakara C. ;

Antoniou, Andreas .

IEEE Journal of Solid-State Circuits, 1984, SC-19 (05) :739-749

[3] Self-organization processes in MBE-grown quantum dot structures [J].

Bimberg, D ;

Grundmann, M ;

Ledentsov, NN ;

Ruvimov, SS ;

Werner, P ;

Richter, U ;

Heydenreich, J ;

Ustinov, VM ;

Kopev, PS ;

Alferov, ZI .

THIN SOLID FILMS, 1995, 267 (1-2) :32-36

[4]

Borkar S, 2009, DES AUT CON, P93

[5] RESONANT TUNNELING TRANSISTOR WITH QUANTUM WELL BASE AND HIGH-ENERGY INJECTION - A NEW NEGATIVE DIFFERENTIAL RESISTANCE DEVICE [J].

CAPASSO, F ;

KIEHL, RA .

JOURNAL OF APPLIED PHYSICS, 1985, 58 (03) :1366-1368

[6] Multiple Valued Logic Using 3-State Quantum Dot Gate FETs [J].

Chandy, John A. ;

Jain, Faquir C. .

38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, :186-190

[7] Efficient quantum well to quantum dot tunneling: Analytical solutions [J].

Chuang, SL ;

Holonyak, N .

APPLIED PHYSICS LETTERS, 2002, 80 (07) :1270-1272

[8]

Chumbes E. M., 2001, IEEE T ELECTRON DEV, V48, P1

[9]

Dhande A., 2005, P INT C IEEE SCI EL, P1

[10] Controlled fabrication of InGaAs quantum dots by selective area epitaxy MOCVD growth [J].

Elarde, VC ;

Yeoh, TS ;

Rangarajan, R ;

Coleman, JJ .

JOURNAL OF CRYSTAL GROWTH, 2004, 272 (1-4) :148-153

← 1 2 3 4 →