MASkIt: Soft Error Rate Estimation for Combinational Circuits

被引:0
|
作者
Anglada, Marti [1 ]
Canal, Ramon [1 ]
Aragon, Juan L. [2 ]
Gonzalez, Antonio [1 ]
机构
[1] Univ Politecn Cataluna, E-08028 Barcelona, Spain
[2] Univ Murcia, E-30001 Murcia, Spain
关键词
PROPAGATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Integrated circuits are getting increasingly vulnerable to soft errors; as a consequence, soft error rate (SER) estimation has become an important and very challenging goal. In this work, a novel approach for SER estimation of combinational circuits is presented. The proposed framework is divided in two stages. First, signal probabilities are computed via a hybrid approach combining heuristics and selective simulation of reconvergent subnets. In the second stage, signal probabilities are used to compute the vulnerability of all the gates in a combinational block using a backward-traversing algorithm that takes into account logical, electrical and timing masking factors. Experimental results show that our signal probability estimation approach, in comparison with similar techniques in the literature, reduces innacuracy by 96% while adding minimal execution time overhead. In addition, results indicate that our framework is two orders of magnitude faster than traditional Monte Carlo-based fault injection with minor loss in accuracy in both signal probability and SER estimation (average error of 5%).
引用
收藏
页码:614 / 621
页数:8
相关论文
共 50 条
  • [1] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits
    Raji, Mohsen
    Saeedi, Fereshte
    Ghavami, Behnam
    Pedram, Hossein
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574
  • [2] An Incremental Algorithm for Soft Error Rate Estimation of Combinational Circuits
    Ghavami, Behnam
    Raji, Mohsen
    Saremi, Kiarash
    Pedram, Hossein
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (03) : 463 - 473
  • [3] Soft error rate estimation of combinational circuits based on vulnerability analysis
    Raji, Mohsen
    Pedram, Hossein
    Ghavami, Behnam
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (06): : 311 - 320
  • [4] Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits
    Li, Ji
    Draper, Jeffrey
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (03)
  • [5] Statistical soft error rate estimation of combinational circuits using Bayesian networks
    Sabet, M. Amin
    Ghavami, Behnam
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 35 (05) : 1760 - 1773
  • [6] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits
    Mohsen Raji
    Behnam Ghavami
    Journal of Electronic Testing, 2016, 32 : 291 - 305
  • [7] A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits
    Raji, Mohsen
    Ghavami, Behnam
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 291 - 305
  • [8] Tunable transient filters for soft error rate reduction in combinational circuits
    Zhou, Quming
    Choudhury, Mihir R.
    Mohanram, Kartik
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 179 - 184
  • [9] A Placement-aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology
    Paliaroutis, Georgios Ioannis
    Tsoumanis, Pelopidas
    Evmorfopoulos, Nestor
    Dimitriou, George
    Stamoulis, Georgios I.
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [10] Soft delay error effects in CMOS combinational circuits
    Gill, BS
    Papachristou, C
    Wolff, FG
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 325 - 330