Design and Evaluation of a Low-Power Sensor Device for Induced Rockfall Experiments

被引:30
作者
Caviezel, Andrin [1 ]
Schaffner, Michael [2 ]
Cavigelli, Lukas [2 ]
Niklaus, Pascal [2 ]
Buhler, Yves [1 ]
Bartelt, Perry [1 ]
Magno, Michele [2 ]
Benini, Luca [2 ,3 ]
机构
[1] WSL Inst Snow & Avalanche Res, CH-7260 Davos, Switzerland
[2] Swiss Fed Inst Technol, Integrated Syst Lab IIS, CH-8092 Zurich, Switzerland
[3] Univ Bologna, Dept Elect Elect & Informat Engn, I-40126 Bologna, Italy
关键词
Data logger; low power; microelectromechanical system (MEMS) sensors; rockfall; sensor node architecture; SIMULATION;
D O I
10.1109/TIM.2017.2770799
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Rockfalls have over the last decades become a serious and frequent hazard, especially due to larger variations in precipitation and temperatures, destabilizing rocky slopes in mountainous regions. Hence, civil engineers are applying the latest simulation tools to perform risk assessments and plan mitigation strategies. These tools are based on various models with many parameters that should be calibrated and evaluated with real-world in-field measurement data. In this paper, we present a rugged low-power multisensor node termed StoneNode that has been designed to acquire and log accurate inertial sensor measurements during induced in-field experiments with falling rocks. The node hosts low-power microelectromechanical system sensors with high dynamic ranges sampled up to 1 kHz, and provides a long battery lifetime of up to 56 h, enabling long-lasting field studies with a duration of several working days. Exhaustive in-field experiments have been carried out with several differently shaped rocks on typical terrain in the Swiss alpine region. The experiments comprise more than 100 induced tests with several heavy impacts of >400 g. This paper gives a detailed summary of these results, including unprecedented in situ data of rockfall trajectories and postexperimental validation where we compare simulated rockfall deposition distributions and motion traces with in-field measurements after calibration of the simulation module. Our results and experience gained infield confirm that the StoneNode is a reliable easy-to-use device, which greatly facilitates the data acquisition process. Further, the results obtained with the calibrated simulation tool show good quantitative and qualitative congruence with the experiments, further reaffirming our methodological approach.
引用
收藏
页码:767 / 779
页数:13
相关论文
共 50 条
[31]   Design Methodology for Low-Power Embedded Microprocessors [J].
Manuzzato, Andrea ;
Campi, Fabio ;
Liberali, Valentino ;
Pandini, Davide .
2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, :259-+
[32]   Low-Power Design of Delay Interpolating VCO [J].
Caruso, Giuseppe ;
Macchiarella, Alessio .
ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, :129-132
[33]   Design of the Ring Amplifier for Low-Power ADC [J].
Sidun, Aleksandr ;
Gaidukov, Mikhail ;
Piatak, Ivan ;
Belyaev, Yakob .
PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND PHOTONICS (EEXPOLYTECH), 2018, :69-73
[34]   An MTCMOS technology for low-power physical design [J].
Zhou, Qiang ;
Zhao, Xin ;
Cai, Yici ;
Hong, Xianlong .
INTEGRATION-THE VLSI JOURNAL, 2009, 42 (03) :340-345
[35]   A Study of Low-Power Crystal Oscillator Design [J].
Lee, Kin Keung ;
Granhaug, Kristian ;
Andersen, Nikolaj .
2013 NORCHIP, 2013,
[36]   Simulation in low-power embedded processor design [J].
Yoshida, Y ;
Onoye, T ;
Shirakawa, I ;
Kubo, N .
SIMULATION IN INDUSTRY: 9TH EUROPEAN SIMULATION SYMPOSIUM 1997, 1997, :557-561
[37]   Low-power design based on ODTM Technique [J].
Thirumurugan, P. ;
Sasikuma, S. ;
Jeevanantham, V. .
2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, :771-775
[38]   Design and Simulation of Low-Power Multistage Amplifiers [J].
Ren Mingyuan .
APPLIED MATERIALS AND ELECTRONICS ENGINEERING, PTS 1-2, 2012, 378-379 :655-658
[39]   Design Methodology for Low-Power Embedded Microprocessors [J].
Manuzzato, Andrea ;
Campi, Fabio ;
Liberali, Valentino ;
Pandini, Davide .
2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, :251-+
[40]   Low Parasitic Capacitance and Low-Power CMOS Capacitive Fingerprint Sensor [J].
Sheu, Meng-Lieh ;
Hsu, Wei-Hung ;
Huang, Yuan-Chang .
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (02) :585-595