128-point memory-based architecture for a fast Fourier transform

被引:0
|
作者
Chen, Chuen-Yau [1 ]
Huang, Chun-Kai [2 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 81148, Taiwan
[2] Arrow Elect Taiwan Ltd, Taipei 23553, Taiwan
关键词
fast Fourier transform; twiddle factors; cosine; sine; look-up table; COMPLEX;
D O I
10.1080/00207217.2012.687185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we take advantage of the merits of a one-sixteenth circle storage technique, radix-2 and radix-2/4/8 algorithms to implement a 128-point memory-based architecture for a fast Fourier transform processor. The one-sixteenth circle storage technique results in reducing 50% of the size of a look-up table (LUT) for storing the twiddle factors. The combination of radix-2 and radix-2/4/8 algorithms results in reducing the number of twiddle factors and allowing the processor to possess a regular architecture which is suitable for hardware implementation. This design has been synthesised by Altera Quartus II 6.0. The experimental results indicate that this design needs only 65,169 ALUTs for LUT. The operating frequency is 59.76?MHz. The signal-to-noise ratios for the real and imaginary parts of the output signal are 67.72?dB and 68.55?dB, respectively.
引用
收藏
页码:180 / 189
页数:10
相关论文
共 50 条
  • [1] OPTIMAL FIXED-POINT FAST FOURIER TRANSFORM
    Wei, Chun-Jen
    Liu, Shu-Min
    Chen, Sao-Jie
    Hu, Yu-Hen
    2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 377 - 382
  • [2] Fast reverse jacket transform as an alternative representation of the N-point fast Fourier transform
    Lee, SR
    Yi, JH
    JOURNAL OF MATHEMATICAL IMAGING AND VISION, 2002, 16 (01) : 31 - 39
  • [3] Fast Reverse Jacket Transform As an Alternative Representation of the N-Point Fast Fourier Transform
    Seung-Rae Lee
    June-Ho Yi
    Journal of Mathematical Imaging and Vision, 2002, 16 : 31 - 39
  • [4] Dynamic partially reconfigurable architecture for fast Fourier transform computation
    Chao, Hung-Lin
    Wu, Cheng-Chien
    Peng, Chun-Yang
    Lu, Chun-Hsien
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (2-3) : 207 - 215
  • [5] Low-Complexity High Speed Memory Based Real Fast Fourier Transform (RFFT) Architecture with Carry Increment and Pipelined Adders
    Turaka, Rajasekhar
    Ram, M. Satya Sai
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 471 - 474
  • [6] Fast reduction a module polynomial and fast Vandermonde transform based on fast Fourier transform algorithms
    Krot, AM
    SIGNAL PROCESSING, SENSOR FUSION, AND TARGET RECOGNITION VII, 1998, 3374 : 505 - 514
  • [7] LOW-POWER PROGRAMMABLE PROCESSOR FOR FAST FOURIER TRANSFORM BASED ON TRANSPORT TRIGGERED ARCHITECTURE
    Zadnik, Jakub
    Takala, Jarmo
    2019 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2019, : 1423 - 1427
  • [8] Scalable and Energy Efficient, Dynamically Reconfigurable Fast Fourier Transform Architecture
    Kala, S.
    Nalesh, S.
    Nandy, S. K.
    Narayan, Ranjani
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 426 - 435
  • [9] Fast algorithm for modular exponentiation based on fast fourier transform
    Fuguo D.
    Yuxin T.
    Lin D.
    Journal of Convergence Information Technology, 2011, 6 (06) : 500 - 506
  • [10] Gait Recognition Based on the Fast Fourier Transform and SVM
    Wang, Fei
    Wen, Shiguang
    Wu, Chengdong
    Zhang, Yuzhong
    Wang, Hao
    2011 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-6, 2011, : 1091 - +