Power reduction techniques for microprocessor systems

被引:234
作者
Venkatachalam, V [1 ]
Franz, M [1 ]
机构
[1] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA
关键词
algorithms; design; experimentation; management; measurement; performance; energy dissipation; power reduction;
D O I
10.1145/1108956.1108957
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power consumption is a major factor that limits the performance of computers. We survey the "state of the art" in techniques that reduce the total power consumed by a microprocessor system over time. These techniques are applied at various levels ranging from circuits to architectures, architectures to system software, and system software to applications. They also include holistic approaches that will become more important over the next decade. We conclude that power management is a multifaceted discipline that is continually expanding with new techniques being developed at every level. These techniques may eventually allow computers to break through the "power wall" and achieve unprecedented levels of performance, versatility, and reliability. Yet it remains too early to tell which techniques will ultimately solve the power problem.
引用
收藏
页码:195 / 237
页数:43
相关论文
共 141 条
[41]  
Gochman Simcha, 2003, Intel Technology Journal, V07, P21
[42]   MULTI-TERMINAL NETWORK FLOWS [J].
GOMORY, RE ;
HU, TC .
JOURNAL OF THE SOCIETY FOR INDUSTRIAL AND APPLIED MATHEMATICS, 1961, 9 (04) :551-570
[43]  
Govil K., 1995, P 1 ANN INT C MOB CO, P13, DOI DOI 10.1145/215530.215546
[44]   Hard real-time scheduling for low-energy using stochastic data and DVS processors [J].
Gruian, F .
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, :46-51
[45]  
GUNTHER S., 2001, INTEL TECH J
[46]   DRPM: Dynamic speed control for power management in server class disks [J].
Gurumurthi, S ;
Sivasubramaniam, A ;
Kandemir, M ;
Franke, H .
30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, :169-179
[47]   Code transformations for energy-efficient device management [J].
Heath, T ;
Pinheiro, E ;
Hom, J ;
Kremer, U ;
Bianchini, R .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (08) :974-987
[48]  
HINTON G, 2004, INTEL TECH J, V8, P1
[49]   Low power design using dual threshold voltage [J].
Ho, YT ;
Hwang, TT .
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, :205-208
[50]  
Hom J, 2003, COMPILERS AND OPERATING SYSTEMS FOR LOW POWER, P95