Power reduction techniques for microprocessor systems

被引:234
作者
Venkatachalam, V [1 ]
Franz, M [1 ]
机构
[1] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA
关键词
algorithms; design; experimentation; management; measurement; performance; energy dissipation; power reduction;
D O I
10.1145/1108956.1108957
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power consumption is a major factor that limits the performance of computers. We survey the "state of the art" in techniques that reduce the total power consumed by a microprocessor system over time. These techniques are applied at various levels ranging from circuits to architectures, architectures to system software, and system software to applications. They also include holistic approaches that will become more important over the next decade. We conclude that power management is a multifaceted discipline that is continually expanding with new techniques being developed at every level. These techniques may eventually allow computers to break through the "power wall" and achieve unprecedented levels of performance, versatility, and reliability. Yet it remains too early to tell which techniques will ultimately solve the power problem.
引用
收藏
页码:195 / 237
页数:43
相关论文
共 141 条
  • [1] AbouGhazaleh N., 2003, Proceedings of the Languages, Compilers,and Tools for Embedded Systems(LCTES'03), P284
  • [2] Dynamically tuning processor resources with adaptive processing
    Albonesi, DH
    Balasubramonian, R
    Dropsho, SG
    Dwarkadas, S
    Friedman, EG
    Huang, MC
    Kursun, V
    Magklis, G
    Scott, ML
    Semeraro, G
    [J]. COMPUTER, 2003, 36 (12) : 49 - +
  • [3] [Anonymous], 2001, AUTOMATIC PERFORMANC, DOI [10.1145/381677.381702, DOI 10.1145/381677.381702]
  • [4] [Anonymous], 2004, P 2 INT C MOB SYST A
  • [5] Profile-based dynamic voltage scheduling using program checkpoints
    Azevedo, A
    Issenin, I
    Cornea, R
    Gupta, R
    Dutt, N
    Veidenbaum, A
    Nicolau, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 168 - 175
  • [6] Bahar RI, 2001, ACM COMP AR, P218, DOI 10.1109/ISCA.2001.937451
  • [7] Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
  • [8] Global (interconnect) warming
    Banerjee, K
    Mehrotra, A
    [J]. IEEE CIRCUITS & DEVICES, 2001, 17 (05): : 16 - 32
  • [9] Bishop B., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P85, DOI 10.1109/LPE.1999.799415
  • [10] Dynamic power management for embedded systems
    Brock, B
    Rajamani, K
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 416 - 419