Extrinsic and Intrinsic Performance of Vertical InAs Nanowire MOSFETs on Si Substrates

被引:52
作者
Persson, Karl-Magnus [1 ]
Berg, Martin [1 ]
Borg, Mattias B. [1 ]
Wu, Jun [1 ]
Johansson, Sofia [1 ]
Svensson, Johannes [1 ]
Jansson, Kristofer [1 ]
Lind, Erik [1 ]
Wernersson, Lars-Erik [1 ]
机构
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
关键词
InAs; MOSFET; nanowire (NW); RF; TRANSISTORS;
D O I
10.1109/TED.2013.2272324
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents dc and RF characterization as well as modeling of vertical InAs nanowire (NW) MOSFETs with L-G = 200 nm and Al2O3/HfO2 high-kappa dielectric. Measurements at V-DS = 0.5 V show that high transconductance (g(m) = 1.37 mS/mu m), high drive current (I-DS = 1.34 mA/mu m), and low ON-resistance (R-ON = 287 Omega mu m) can be realized using vertical InAs NWs on Si substrates. By measuring the 1/f -noise, the gate area normalized gate voltage noise spectral density, S-VG center dot L-G center dot W-G, is determined to be lowered by one order of magnitude compared with similar devices with a high-kappa film consisting of HfO2 only. In addition, with a virtual source model we are able to determine the intrinsic transport properties. These devices (L-G = 200 nm) show a high injection velocity (upsilon(inj) = 1.7 x 10(7) cm/s) with a performance degradation for array FETs predominantly due to an increase in series resistance.
引用
收藏
页码:2761 / 2767
页数:7
相关论文
共 24 条
[1]  
[Anonymous], 2008, INT TECHNOLOGY ROADM
[2]   Doping Incorporation in InAs nanowires characterized by capacitance measurements [J].
Astromskas, Gvidas ;
Storm, Kristian ;
Karlstrom, Olov ;
Caroff, Philippe ;
Borgstrom, Magnus ;
Wernersson, Lars-Erik .
JOURNAL OF APPLIED PHYSICS, 2010, 108 (05)
[3]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[4]   RELATIONSHIP BETWEEN MEASURED AND INTRINSIC TRANSCONDUCTANCES OF FETS [J].
CHOU, SY ;
ANTONIADIS, DA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (02) :448-450
[5]   Low resistance, nonalloyed ohmic contacts to InGaAs [J].
Crook, Adam M. ;
Lind, Erik ;
Griffith, Zach ;
Rodwell, Mark J. W. ;
Zimmerman, Jeremy D. ;
Gossard, Arthur C. ;
Bank, Seth R. .
APPLIED PHYSICS LETTERS, 2007, 91 (19)
[6]   High-Performance InAs Nanowire MOSFETs [J].
Dey, Anil W. ;
Thelander, Claes ;
Lind, Erik ;
Dick, Kimberly A. ;
Borg, B. Mattias ;
Borgstrom, Magnus ;
Nilsson, Peter ;
Wernersson, Lars-Erik .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) :791-793
[7]   High-Frequency Performance of Self-Aligned Gate-Last Surface Channel In0.53Ga0.47As MOSFET [J].
Egard, Mikael ;
Ohlsson, Lars ;
Arlelid, Mats ;
Persson, Karl-Magnus ;
Borg, B. Mattias ;
Lenrick, Filip ;
Wallenberg, Reine ;
Lind, Erik ;
Wernersson, Lars-Erik .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) :369-371
[8]   Heterostructure barriers in wrap gated nanowire FETs [J].
Froeberg, Linus E. ;
Rehnstedt, Carl ;
Thelander, Claes ;
Lind, Erik ;
Wernersson, Lars-Erik ;
Samuelson, Lars .
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (09) :981-983
[9]  
Gu J. J., 2012, IEDM, P630, DOI [0.1109/IEDM.2012.6479117, DOI 10.1109/IEDM.2012.6479117]
[10]   Performance Evaluation of III-V Nanowire Transistors [J].
Jansson, Kristofer ;
Lind, Erik ;
Wernersson, Lars-Erik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) :2375-2382