A Comparison of SAT-based and SMT-based Frameworks for X-value Combinational Equivalence Checking

被引:0
作者
Malik, Raiyyan [1 ]
Baunthiyal, Shubham [1 ]
Kumar, Puneet [1 ]
Srinath, J. [1 ]
Saurabh, Sneh [1 ]
机构
[1] Indraprastha Inst Informat Technol, Delhi, India
来源
PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2022年
关键词
Verification; Equivalence Checking; Don't Care; Satisfiability; BIT-VECTORS;
D O I
10.1109/VLSI-SoC54400.2022.9939646
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
X-value combinational equivalence checking (XCEC) is a critical problem in verifying refinement-based logic optimizations and ensuring the correctness of low power design methodologies. The critical challenge in XCEC is to establish equivalence in a dramatically expanded search space. We can modify the traditional SAT-based Boolean combinational equivalence checking (CEC) methods to handle X-valued logic by adding an extra bit. However, the XCEC problem becomes more challenging when the two models are X-value equivalent because it involves considering the entire search space to prove the equivalence. Therefore, as an alternative, we propose to use SMT-based frameworks for XCEC by devising appropriate transformations. The proposed formulation allows the SMT solver to pre-process and simplify the encoded satisfiability problem internally. As a result, the SMT-based framework for XCEC is more efficient than a pure SAT-based XCEC, especially for cases in which the revised model is a valid refinement of the given golden model. We have used Cryptominisat5 to implement SAT-based XCEC and STP (with Cryptominisat5 as an internal SAT solver) to implement SMT-based XCEC. Using ICCAD 2020 benchmark suite, we demonstrate that, on an average SMT-based approach is 2.5 x faster than the SAT-based approach for X-value equivalent cases.
引用
收藏
页数:6
相关论文
共 17 条
  • [11] An Initial Assessment of NVSHMEM for High Performance Computing
    Hsu, Chung-Hsing
    Imam, Neena
    Langer, Akhil
    Potluri, Sreeram
    Newburn, Chris J.
    [J]. 2020 IEEE 34TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2020), 2020, : 617 - 626
  • [12] Intelligent Transportation Systems Committee of the IEEE Vehicular Technology Society, 2006, IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), P1, DOI [DOI 10.1109/IEEESTD.2006.243731, 10.1109/IEEESTD.2006.243731, DOI 10.1109/IEEESTD.2006.99495, 10.1109/IEEESTD.2006.99495]
  • [13] Liang J. H., 2016, SAT COMPETITION 2016, P50
  • [14] Manthey N, 2016, P SAT COMP 2016 SOLV, P56
  • [15] Nam M.-J., 2004, PROC ITC CSCC, P547
  • [16] Soos M, 2009, LECT NOTES COMPUT SC, V5584, P244, DOI 10.1007/978-3-642-02777-2_24
  • [17] Tseitin G.S, 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28, DOI 10.1007/978-3-642-81955-1_28]