Common-Mode Voltage Eliminated Three-Level Inverter using a Three-Level Flying-Capacitor Inverter and Cascaded H-Bridge

被引：3

作者：

RoshanKumar, P. ^{[1
]}

Rajeevan, P. P. ^{[1
]}

Mathew, K. ^{[1
]}

Gopakumar, K. ^{[1
]}

Leon, Jose I. ^{[2
]}

Franquelo, Leopoldo G. ^{[2
]}

机构：

[1] Indian Inst Sci, Ctr Elec Design & Tech, DESE, Bengaluru 560102, India

[2] Univ Seville, Dept Elect Engn, Seville 41004, Spain

来源：

IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012) | 2012年

关键词：

Common mode voltage elimination; three level inverter; multi-level inverter; INDUCTION-MOTOR DRIVE; BEARING CURRENTS; SCHEME;

D O I：

10.1109/PEDES.2012.6484276

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a new 3 level common mode voltage eliminated inverter using an inverter structure formed by cascading a H-Bridge with a three-level flying capacitor inverter. The three phase space vector polygon formed by this configuration and the polygon formed by the common-mode eliminated states have been discussed. The entire system is simulated in Simulink and the results are experimentally verified. This system has an advantage that if one of devices in the H-Bridge fails, the system can still be operated as a normal 3 level inverter mode at full power. This inverter has many advantages like use of single DC-supply, making it possible for a back to back grid-tied converter application, improved reliability etc.

引用

页数：6

共 50 条

[31] Common-Mode Voltage Mitigation for Three-Phase Hybrid NPC Inverter with Flying-Capacitor Leg
Zhao, Xuan
Jiang, Dong
Sun, Wei
Gao, Jialou
2022 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-HIMEJI 2022- ECCE ASIA), 2022, : 1070 - 1075
[32] Common-Mode Voltage Reduction Method for Three-Level Inverter With Unbalanced Neutral-Point Voltage Conditions
Qin, Changwei
Li, Xiaoyan
Xing, Xiangyang
Zhang, Chenghui
Zhang, Guangxian
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2021, 17 (10) : 6603 - 6613
[33] A Generalized Modulation Method for Common-Mode Voltage Reduction of Dual-Input Three-Level Inverter
Jiang, Ying
Li, Xiaoyan
Qin, Changwei
Xing, Xiangyang
Zhang, Boxue
IEEE ACCESS, 2020, 8 : 118762 - 118772
[34] Modeling and Analysis of Zero Common-mode Voltage Modulation with Dead-Time for Three-Level Inverter
Chen, Ruirui
Wang, Fred
Tolbert, Leon M.
Costinett, Daniel J.
Choi, Benjamin B.
2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020), 2020, : 2905 - 2911
[35] Voltage Ripple Control of Flying Capacitor Three-Level Inverter With Variable Switching Frequency PSPWM
Li, Qiao
Zhao, Xuan
Jiang, Dong
Chen, Jianan
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (04) : 3313 - 3323
[36] Common-Mode Voltage Eliminated 2-level PWM Inverter Based on a Cascaded 3-level Inverter
Chandini, G. S.
Shiny, G.
Baiju, M. R.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 561 - 566
[37] Zero-voltage switching for three-level capacitor clamping inverter
Yuan, XM
Barbi, I
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1999, 14 (04) : 771 - 781
[38] Hybrid SHM-PWM for Common-Mode Voltage Reduction in Three-Phase Three-Level NPC Inverter
Sharifzadeh, Mohammad
Babaie, Mohammad
Chouinard, Gabriel
Al-Haddad, Kamal
Portillo, Ramon
Franquelo, Leopoldo Garcia
Gopakumar, K.
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (04) : 4826 - 4838
[39] Dual Z-source inverter with three-level reduced common-mode switching
Gao, Feng
Loh, Poh Chiang
Blaabjerg, Frede
Vilathgamuwa, D. Mahinda
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2007, 43 (06) : 1597 - 1608
[40] A Phase Shifted PWM Technique for Common-mode Voltage Reduction in Five Level H-bridge Cascaded Inverter
Bang, N. L. H.
Nho, N. V.
Tam, N. K. T.
Dung, N. M.
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE & UTILITY EXHIBITION ON GREEN ENERGY FOR SUSTAINABLE DEVELOPMENT (ICUE), 2014,

← 1 2 3 4 5 →