Common-Mode Voltage Eliminated Three-Level Inverter using a Three-Level Flying-Capacitor Inverter and Cascaded H-Bridge

被引：3
|
作者：
RoshanKumar, P. [1 ]
Rajeevan, P. P. [1 ]
Mathew, K. [1 ]
Gopakumar, K. [1 ]
Leon, Jose I. [2 ]
Franquelo, Leopoldo G. [2 ]
机构：
[1] Indian Inst Sci, Ctr Elec Design & Tech, DESE, Bengaluru 560102, India
[2] Univ Seville, Dept Elect Engn, Seville 41004, Spain
来源：
IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012) | 2012年
关键词：
Common mode voltage elimination; three level inverter; multi-level inverter; INDUCTION-MOTOR DRIVE; BEARING CURRENTS; SCHEME;
D O I：
10.1109/PEDES.2012.6484276
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a new 3 level common mode voltage eliminated inverter using an inverter structure formed by cascading a H-Bridge with a three-level flying capacitor inverter. The three phase space vector polygon formed by this configuration and the polygon formed by the common-mode eliminated states have been discussed. The entire system is simulated in Simulink and the results are experimentally verified. This system has an advantage that if one of devices in the H-Bridge fails, the system can still be operated as a normal 3 level inverter mode at full power. This inverter has many advantages like use of single DC-supply, making it possible for a back to back grid-tied converter application, improved reliability etc.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] Carrier phase shift PWM techniques of three-level H-bridge cascaded multilevel inverter
    Yao, Wen-Xi
    Lu, Zheng-Yu
    Hu, Hai-Bing
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2008, 42 (08): : 1330 - 1334
  • [22] Common-Mode Voltage Reduction with Two-Phase Modulation in Three-Level PWM Inverter
    Kato, Toshiji
    Inoue, Kaoru
    Takano, Kyu
    Aki, Ariyasu
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 5349 - 5354
  • [23] Common-Mode Voltage in Three-Level T-Type Inverter: Modeling, Analysis, and Compensation
    Karakasli, Vefa
    Jamal, Adeel
    Griepentrog, Gerd
    Safdarzadeh, Omid
    2024 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2024, : 2586 - 2593
  • [24] Six-phase Three-level Neutral Point Clamped Inverter for Capacitor Voltage Balancing and Common-Mode Voltage Cancellation
    Wang, Shukai
    Fereydoonian, Mostafa
    Lee, Woongkul
    2021 THIRTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2021), 2021, : 1091 - 1096
  • [25] Common-Mode Voltage Regulation of Three-Phase SVPWM-Based three-Level NPC Inverter
    Umashankar, Subramaniam
    Shankar, Vishnu Kalaiselvan Arun
    Sanjeevikumar, Padmanaban
    Harini, K.
    ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
  • [26] Fault-tolerant operation of the cascaded H-bridge three-level inverter for electric vehicle application
    Jamwal P.S.
    Singh S.
    Jain S.
    International Journal of Ambient Energy, 2023, 44 (01) : 1649 - 1662
  • [27] A Novel SVPWM Method for NPC three-level interleaved H-bridge inverter
    Li, Weichao
    Han, Jinyang
    Zhou, Liang
    Deng, Chen
    Yan, Ming
    2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 2606 - 2611
  • [28] Reduction of Common Mode voltage for Three-Level Inverter using Novel switching sequences
    Swamy, R. Linga
    Somanatham, R.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 984 - 989
  • [29] Minimization of Common-Mode Voltage for Five-Phase Three-Level NPC Inverter Using SVPWM Strategy
    Palanisamy Ramasamy
    Vijayakumar Krishnasamy
    Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2020, 44 : 1221 - 1232
  • [30] Minimization of Common-Mode Voltage for Five-Phase Three-Level NPC Inverter Using SVPWM Strategy
    Ramasamy, Palanisamy
    Krishnasamy, Vijayakumar
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2020, 44 (03) : 1221 - 1232
12345