Common-Mode Voltage Eliminated Three-Level Inverter using a Three-Level Flying-Capacitor Inverter and Cascaded H-Bridge

被引：3

作者：

RoshanKumar, P. ^{[1
]}

Rajeevan, P. P. ^{[1
]}

Mathew, K. ^{[1
]}

Gopakumar, K. ^{[1
]}

Leon, Jose I. ^{[2
]}

Franquelo, Leopoldo G. ^{[2
]}

机构：

[1] Indian Inst Sci, Ctr Elec Design & Tech, DESE, Bengaluru 560102, India

[2] Univ Seville, Dept Elect Engn, Seville 41004, Spain

来源：

IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012) | 2012年

关键词：

Common mode voltage elimination; three level inverter; multi-level inverter; INDUCTION-MOTOR DRIVE; BEARING CURRENTS; SCHEME;

D O I：

10.1109/PEDES.2012.6484276

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a new 3 level common mode voltage eliminated inverter using an inverter structure formed by cascading a H-Bridge with a three-level flying capacitor inverter. The three phase space vector polygon formed by this configuration and the polygon formed by the common-mode eliminated states have been discussed. The entire system is simulated in Simulink and the results are experimentally verified. This system has an advantage that if one of devices in the H-Bridge fails, the system can still be operated as a normal 3 level inverter mode at full power. This inverter has many advantages like use of single DC-supply, making it possible for a back to back grid-tied converter application, improved reliability etc.

引用

页数：6

共 50 条

[1] A Three-Level Common-Mode Voltage Eliminated Inverter With Single DC Supply Using Flying Capacitor Inverter and Cascaded H-Bridge
Kumar, P. Roshan
Rajeevan, P. P.
Mathew, K.
Gopakumar, K.
Leon, Jose I.
Franquelo, Leopoldo G.
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (03) : 1402 - 1409
[2] A Seven-Level VSI With a Front-End Cascaded Three-Level Inverter and Flying-Capacitor-Fed H-Bridge
Abhilash, Tirupathi
Annamalai, Kirubakaran
Tirumala, Somasekhar Veeramraju
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 6073 - 6088
[3] Minimum Switching Loss SVPWM Algorithm for Cascaded H-Bridge Three-Level Inverter
Liu, Yang
Zhang, Yunbo
2019 CHINESE AUTOMATION CONGRESS (CAC2019), 2019, : 1035 - 1039
[4] Novel Eliminated Common-Mode Voltage PWM Sequences and an Online Algorithm to Reduce Current Ripple for a Three-Level Inverter
Tam-Khanh Tu Nguyen
Nho-Van Nguyen
Prasad, Nadipuram R.
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (10) : 7482 - 7493
[5] Six-phase Three-level Neutral Point Clamped Inverter for Capacitor Voltage Balancing and Common-Mode Voltage Cancellation
Wang, Shukai
Fereydoonian, Mostafa
Lee, Woongkul
2021 THIRTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2021), 2021, : 1091 - 1096
[6] A Phase Shifted PWM Technique for Common-mode Voltage Reduction in Five Level H-bridge Cascaded Inverter
Bang, N. L. H.
Nho, N. V.
Tam, N. K. T.
Dung, N. M.
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE & UTILITY EXHIBITION ON GREEN ENERGY FOR SUSTAINABLE DEVELOPMENT (ICUE), 2014,
[7] Fault-tolerant operation of the cascaded H-bridge three-level inverter for electric vehicle application
Jamwal P.S.
Singh S.
Jain S.
International Journal of Ambient Energy, 2023, 44 (01) : 1649 - 1662
[8] Optimal Current Ripple PWM for Three-Level Inverter With Common Mode Voltage Reduction
Liu, Xi
Xing, Xiangyang
Chen, Jie
Qin, Changwei
Li, Xiaoyan
Zhang, Chenghui
Chen, Alian
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (05) : 4890 - 4900
[9] Common-Mode Voltage Mitigation for Three-Phase Hybrid NPC Inverter with Flying-Capacitor Leg
Zhao, Xuan
Jiang, Dong
Sun, Wei
Gao, Jialou
2022 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-HIMEJI 2022- ECCE ASIA), 2022, : 1070 - 1075
[10] Common-Mode Voltage Reduction Method for Three-Level Inverter With Unbalanced Neutral-Point Voltage Conditions
Qin, Changwei
Li, Xiaoyan
Xing, Xiangyang
Zhang, Chenghui
Zhang, Guangxian
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2021, 17 (10) : 6603 - 6613

← 1 2 3 4 5 →