A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop

被引：10
|
作者：
Yang, SH [1 ]
Lee, CH [1 ]
Cho, KR [1 ]
机构：
[1] Chungbuk Natl Univ, Dept Comp & Commun Engn, Cheongju, South Korea
来源：
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年
关键词：
flip-flops; prescalers; high-speed circuits; low-power circuits;
D O I：
10.1109/ASIC.2001.954711
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A dual-modulus divide-by-128/129 prescaler has been designed using 0.6-mum CMOS technology. A new charge sharing free dynamic D-flip-flop for high-speed operation and low-power consumption is examined in the circuits. The simulated maximum operating frequency and the current consumption of the prescaler are 1.97-GHz and 7.453 mA at 5-V supply voltage, respectively.
引用
收藏
页码：276 / 280
页数：5
相关论文
共 50 条
  • [1] A novel CMOS power efficient and glitch free D-flip-flop for dual-modulus prescaler
    Zhang, HY
    El-Masry, EI
    Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 1 - 4
  • [2] CMOS high-speed dual-modulus prescaler with new flip-flop
    Zhang, Chun-Hui
    Li, Yong-Ming
    Chen, Hong-Yi
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (06): : 788 - 791
  • [3] A new dynamic D-flip-flop aiming at glitch and charge sharing free
    Yang, SH
    You, Y
    Cho, KR
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (03) : 496 - 505
  • [4] A new 5GHz CMOS dual-modulus prescaler
    Yu, XP
    Do, MA
    Ma, JG
    Yeo, KS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5027 - 5030
  • [5] A new 5GHz CMOS dual-modulus prescaler
    Yu, X. P., Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [6] A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops
    Chang, BS
    Park, JB
    Kim, WC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 749 - 752
  • [7] A 17 GHz dual-modulus prescaler in 120 nm CMOS
    Wohlmuth, HD
    Kehrer, D
    Thüringer, R
    Simbürger, W
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 479 - 482
  • [8] A 24 GHz dual-modulus prescaler in 90 nm CMOS
    Wohlmuth, HD
    Kehrer, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3227 - 3230
  • [9] New dynamic flip-flops for high-speed dual-modulus prescaler
    Yang, CY
    Dehng, GK
    Hsu, JM
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1568 - 1571
  • [10] 2.5 GHz CMOS dual-modulus prescaler for RF frequency synthesizer
    Yang, WR
    Cao, JL
    Ran, F
    Wang, J
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1547 - 1550
12345