Synchronization-Aware Dynamic Thread Scheduling for Improving Performance and Saving Energy in Multi-Core Embedded Systems

被引:0
作者
Lin, Chih-Sheng [1 ]
Wang, Bo-Hsuan [1 ]
Hsiung, Pao-Ann [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan
来源
2012 FIFTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND PROGRAMMING (PAAP) | 2012年
关键词
Multi-Core Embedded Systems; Thread Scheduling; Energy Saving; Performance Improvement;
D O I
10.1109/PAAP.2012.10
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Nowadays, chip multi-processors (CMP) are being widely used in embedded systems due to their superior performance for parallel computing. However, they also incur significantly large power consumption. To solve this issue, designers of embedded operating system must provide an efficient thread scheduling algorithm, which not only maximizes the system performance, but also minimizes the energy consumption. Further, if the scheduler makes decisions without considering the precedence relationships among threads, the decisions could conflict with the thread behavior which could result in poor performance and large energy consumption. In this paper, we propose a synchronization-aware dynamic thread scheduling algorithm (SA), which reduces the busy-waiting time caused by spinlock, and with performance improvement and energy saving. SA has two major objectives, including (1) overall high performance, in terms of less completion time and less turnaround time, and (2) low energy consumption for all threads. The experimental results show that SA indeed improves performance and reduces energy consumption compared to the original scheduling algorithm of Linux kernel version 2.6. In a real-world case, the Digital Video Recording (DVR) system, SA achieves performance speedup by at most 1.21 and saves the energy consumption by at most 28.6%.
引用
收藏
页码:13 / 18
页数:6
相关论文
共 16 条
  • [1] Alexander S., 2009, PTHREAD MUTEX VS PTH
  • [2] [Anonymous], 1944, THEORY GAMES EC BEHA, DOI DOI 10.1515/9781400829460
  • [3] Banino C., 2004, IEEE T PARALL DISTR, V15, P148
  • [4] De Vuyst M., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
  • [5] Transparent threads: Resource sharing in SMT processors for high single-thread performance
    Dorai, GK
    Yeung, D
    [J]. 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2002, : 30 - 41
  • [6] Fedorova Alexandra, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P25
  • [7] Ghasemazar M, 2010, INT SYM QUAL ELECT, P362, DOI 10.1109/ISQED.2010.5450550
  • [8] Task assignment with unknown duration
    Harchol-Balter, M
    [J]. JOURNAL OF THE ACM, 2002, 49 (02) : 260 - 288
  • [9] Hsiung PA, 2009, LECT NOTES COMPUT SC, V5574, P303, DOI 10.1007/978-3-642-03095-6_30
  • [10] Load Unbalancing Strategy for Multicore Embedded Processors
    Jeon, Hyeran
    Lee, Woo Hyong
    Chung, Sung Woo
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (10) : 1434 - 1440