Harmonics and Common Mode Voltage Reduction in Multilevel SPWM Technique

被引：0

作者：

Chaturvedi, P. K. ^{[1
]}

Jain, Shailendra ^{[1
]}

Agrawal, Pramod ^{[2
]}

机构：

[1] Natl Inst Technol, Dept Elect Engn, Bhopal, India

[2] Indian Inst Technol, Dept Elect Engn, Roorkee, Uttar Pradesh, India

来源：

PROCEEDINGS OF THE INDICON 2008 IEEEE CONFERENCE & EXHIBITION ON CONTROL, COMMUNICATIONS AND AUTOMATION, VOL II | 2008年

关键词：

Common Mode Voltage; Harmonics; Multilevel Inverter;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. This paper presents the simple methods to control the harmonics as well as common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results obtained in Matlab/Power System Blockset toolbox confirms the effectiveness of these simple methods to control common mode voltages. Experimental results presented have been obtained using dSpace 1104.

引用

页码：447 / +

页数：3

共 50 条

[41] New Generalized PWM Schemes for Multilevel Inverters Providing Zero Common-Mode Voltage and Low Current Distortion [J].

Nho-Van Nguyen ;

Tam-Khanh Tu Nguyen .

JOURNAL OF POWER ELECTRONICS, 2019, 19 (04) :907-921

[42] A Reduced Switching Loss PWM Strategy to Eliminate Common-Mode Voltage in Multilevel Inverters [J].

Nho-Van Nguyen ;

Tam-Khanh Tu Nguyen ;

Lee, Hong-Hee .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (10) :5425-5438

[43] SPWM Technique For Reducing Harmonics In Three-Phase Non-Linear Load [J].

Zahira, R. ;

Fathima, A. Peer ;

Muthu, Ranganath .

PROCEEDINGS OF THE 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2014, :56-60

[44] Modified Direct Torque Control Technique of Induction Motor for Torque Ripple and Common-Mode Voltage Reduction with Neutral-Point Voltage Balancing [J].

Yogesh Tatte ;

Mohan Aware ;

Manoj Badoni .

Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2022, 46 :1207-1221

[45] Reduction of the common mode voltage of a matrix converter fed direct torque control [J].

Ortega, Carlos ;

Arias, Antoni ;

Caruana, Cedric ;

Apap, Maurice .

IEICE ELECTRONICS EXPRESS, 2010, 7 (14) :1044-1050

[46] Simplified logical modulator for the reduction of common mode voltage in alternating current drives [J].

Kullan, Murugesan ;

Mahadevan, Senthil Kumaran ;

Johnson, Anitha Roseline .

JOURNAL OF POWER ELECTRONICS, 2021, 21 (11) :1680-1689

[47] Simplified logical modulator for the reduction of common mode voltage in alternating current drives [J].

Murugesan Kullan ;

Senthil Kumaran Mahadevan ;

Anitha Roseline Johnson .

Journal of Power Electronics, 2021, 21 :1680-1689

[48] PWM Strategies for Common-Mode Voltage Reduction in Current Source Drives [J].

Shang, Jian ;

Li, Yun Wei ;

Zargari, Navid R. ;

Cheng, Zhongyuan .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (10) :5431-5445

[49] A Simple SVM Technique to Eliminate Common-mode Voltage for Matrix Converters [J].

Huu-Nhan Nguyen ;

Nguyen, Tuyen D. ;

Thanh-Luan Nguyen ;

Lee, Hong-Hee .

2019 10TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND ECCE ASIA (ICPE 2019 - ECCE ASIA), 2019, :2290-2295

[50] A Review of Reduction Methods of Impact of Common-Mode Voltage on Electric Drives [J].

Turzynski, Marek ;

Musznicki, Piotr .

ENERGIES, 2021, 14 (13)

← 1 2 3 4 5 →