Harmonics and Common Mode Voltage Reduction in Multilevel SPWM Technique

被引:0
|
作者
Chaturvedi, P. K. [1 ]
Jain, Shailendra [1 ]
Agrawal, Pramod [2 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Bhopal, India
[2] Indian Inst Technol, Dept Elect Engn, Roorkee, Uttar Pradesh, India
来源
PROCEEDINGS OF THE INDICON 2008 IEEEE CONFERENCE & EXHIBITION ON CONTROL, COMMUNICATIONS AND AUTOMATION, VOL II | 2008年
关键词
Common Mode Voltage; Harmonics; Multilevel Inverter;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. This paper presents the simple methods to control the harmonics as well as common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results obtained in Matlab/Power System Blockset toolbox confirms the effectiveness of these simple methods to control common mode voltages. Experimental results presented have been obtained using dSpace 1104.
引用
收藏
页码:447 / +
页数:3
相关论文
共 50 条
  • [21] Pulse-Width Modulation Strategy for Common Mode Voltage Elimination with Reduced Common Mode Voltage Spikes in Multilevel Inverters with Extension to Over-Modulation Mode
    Khoa-Dang Pham
    Nho-Van Nguyen
    JOURNAL OF POWER ELECTRONICS, 2019, 19 (03) : 727 - 743
  • [22] Comparison between SPWM and OHSW technique for harmonic elimination in 15 level multilevel inverter
    Khan, Shazma
    Nagar, Shweta
    Meena, Monika
    Singh, Balvinder
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [23] Common-Mode Voltage Reduction for Regenerative AC Drives
    Tallam, Rangarajan M.
    Valdez, Carlos D. Rodrguez
    Kerkman, Russel J.
    Skibinski, Gary L.
    Lukaszewski, Richard A.
    2012 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2012, : 3301 - 3308
  • [24] Common-mode Voltage Reduction for Inverters Connected in Parallel Using an MPC Method with Subdivided Voltage Vectors
    Park, Joon Young
    Sin, Jiook
    Bak, Yeongsu
    Park, Sung-Min
    Lee, Kyo-Beum
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2018, 13 (03) : 1212 - 1222
  • [25] Matrix Converters: Evaluation of a Technique for the Common Mode Voltage Reduction Aimed at Long Cable Motor Drive Systems
    Alzamora, Andre M.
    Zaparoli, Isabela O.
    Evo, Marco Tulio A.
    Silva, Caio Eduardo
    de Paula, Helder
    2021 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS), 2021,
  • [26] Modulation Technique for Modified Active Quasi-Z-Source Inverter with Common-Mode Voltage Reduction
    Nguyen, Minh-Khai
    Choi, Youn-Ok
    ELECTRONICS, 2021, 10 (23)
  • [27] A PSO based optimal switching technique for voltage harmonic reduction of multilevel inverter
    Ray, Rup Narayan
    Chatterjee, Debashis
    Goswami, Swapan Kumar
    EXPERT SYSTEMS WITH APPLICATIONS, 2010, 37 (12) : 7796 - 7801
  • [28] Common Mode Voltage Elimination in Single-Phase Multilevel Inverter using a 3rd Leg
    Hota, Arpan
    Sonti, Venu
    Jain, Sachin
    Agarwal, Vivek
    2021 INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY AND FUTURE ELECTRIC TRANSPORTATION (SEFET), 2021,
  • [29] Common-Mode Voltage Minimization for Grid-Tied Modular Multilevel Converter
    Du, Sixing
    Wu, Bin
    Zargari, Navid
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (10) : 7480 - 7487
  • [30] A novel method of common-mode voltage reduction in matrix converters
    Nguyen, Hoang M.
    Lee, Hong-Hee
    Chun, Tae-Won
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (01) : 1 - 14