An Efficient Implementation of Generalized Delayed Signal Cancellation PLL

被引:123
作者
Golestan, Saeed [1 ]
Freijedo, Francisco D. [2 ]
Vidal, Ana [3 ]
Yepes, Alejandro G. [3 ]
Guerrero, Josep M. [2 ]
Doval-Gandoy, Jesus [3 ]
机构
[1] Islamic Azad Univ, TheDepartment Elect Engn, Abadan Branch, Abadan 6317836531, Iran
[2] Aalborg Univ, Dept Energy Technol, DK-9220 Aalborg, Denmark
[3] Univ Vigo, Dept Elect Technol, Vigo 36310, Spain
关键词
Delayed signal cancelation (DSC); phase-locked loop (PLL); synchronization; PHASE-LOCKED-LOOP; FREQUENCY; IMPROVEMENT; HARMONICS;
D O I
10.1109/TPEL.2015.2420656
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The phase, frequency, and amplitude of the fundamental-frequency positive-sequence component of the grid voltage are crucial information in control of most grid-connected power electronic based equipment. Often, a standard phase-locked loop (PLL) with a prefiltering stage is employed for the extraction of this information. Inspired by the concept of delayed signal cancellation (DSC), the generalized DSC (GDSC) operator has recently been introduced as an interesting option for the PLL prefiltering stage. In its typical structure, the GDSC operator extracts the grid fundamental component and feeds it to a conventional synchronous reference frame PLL (SRF-PLL). The frequency estimated by the SRF-PLL is then fed back to the GDSC operator to make it frequency adaptive. This structure, however, suffers from two main drawbacks: 1) the system is highly nonlinear, and therefore, it is difficult to ensure its stability under all circumstances; and 2) adapting the GDSC to grid frequency variations increases the implementation complexity and computational effort, particularly when the interpolation techniques are used for this purpose. To avoid these problems while maintaining high accuracy in the extraction of grid voltage quantities, an efficient and low-cost implementation of the GDSC-PLL is suggested in this paper. The proposed structure, which is called the enhanced GDSC-PLL (EGDSC-PLL), uses a nonadaptive GDSC operator as its prefiltering stage and corrects the phase-shift and amplitude scaling caused by this operator by using two units, called the phase-error compensator and amplitude-error compensator. The effectiveness of the EGDSC-PLL is confirmed through simulation and experimental results.
引用
收藏
页码:1085 / 1094
页数:10
相关论文
共 36 条
[1]  
[Anonymous], IEEE T IND UNPUB DEC
[2]  
[Anonymous], EN50160 CENELEC
[3]  
[Anonymous], IEEE T POW UNPUB DEC
[4]   Tuning software phase-locked loop for series-connected converters [J].
Awad, H ;
Svensson, J ;
Bollen, MJ .
IEEE TRANSACTIONS ON POWER DELIVERY, 2005, 20 (01) :300-308
[5]   Effect of sampling frequency and harmonics on delay-based phase-sequence estimation method [J].
Bongiorno, Massimo ;
Svensson, Jan ;
Sannino, Ambra .
IEEE TRANSACTIONS ON POWER DELIVERY, 2008, 23 (03) :1664-1672
[6]  
Bueno EJ, 2005, IEEE IND ELEC, P2451
[7]   Variable Sampling Period Filter PLL for Distorted Three-Phase Systems [J].
Carugati, Ignacio ;
Maestri, Sebastian ;
Donato, Patricio G. ;
Carrica, Daniel ;
Benedetti, Mario .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (01) :321-330
[8]   Digital PLL control for single-phase photovoltaic system [J].
Choi, JW ;
Kim, YK ;
Kim, HG .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (01) :40-46
[9]   Three-Phase PLLs With Fast Postfault Retracking and Steady-State Rejection of Voltage Unbalance and Harmonics by Means of Lead Compensation [J].
Freijedo, Francisco D. ;
Yepes, Alejandro G. ;
Lopez, Oscar ;
Vidal, Ana ;
Doval-Gandoy, Jesus .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (01) :85-97
[10]   Tuning of Phase-Locked Loops for Power Converters Under Distorted Utility Conditions [J].
Freijedo, Francisco D. ;
Doval-Gandoy, Jesus ;
Lopez, Oscar ;
Acha, Enrique .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2009, 45 (06) :2039-2047