共 15 条
[1]
GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator
[J].
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE,
2009,
:33-42
[2]
Chaix F., 2010, Proceedings 2010 Ninth IEEE International Symposium on Network Computing and Applications (NCA), P52, DOI 10.1109/NCA.2010.14
[3]
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[6]
Ebrahimi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P201, DOI 10.1109/DSD.2012.82
[7]
Fattah Mohammad, 9 INT S NETW ON CHIP
[8]
GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
[9]
Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
[10]
Hestness Joel., 2011, Netrace: Dependency-Tracking Traces for Efficient Network-On-Chip Experimentation. the university of texas at austin