A PN-based approach to the high-level synthesis of digital systems

被引:4
作者
Shen, VRL [1 ]
机构
[1] Natl Formosa Univ, Dept Comp Sci & Informat Engn, Yunlin 632, Taiwan
关键词
high-level synthesis; object-oriented model; Petri nets; requirements analysis; rapid protyping;
D O I
10.1016/j.vlsi.2005.05.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Petri net (PN)-based approach associated with object-oriented technique is proposed to support the specification, analysis, and design of digital systems. Starting from system level to register-transfer level (RTL), the marked Petri net (MPN) with colored tokens is well applied to capture the designer's ideas and to present the system's behavior graphically. Through the net model, reachability analysis technique is employed to formally verify the digital system designed. Hence, using the behavioral properties-liveness (i.e. absence of deadlock) and safety (i.e. absence of overflow) of the net model can avoid the hardware system from deadlocks and hazards, respectively. From the live and safe MPN model we can obtain the desired hardware prototype at RTL by using the system optimization rules and object-oriented model checking. Furthermore, a time Petri net (TPN) model can be used to check the time consistency among events. This PN-based modeling approach is superior to the current techniques for requirements analysis. Finally, main results are presented in the form of four properties and supported by some experiments. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:182 / 204
页数:23
相关论文
共 27 条
[1]   INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS [J].
AHMAD, I ;
DHODHI, MK ;
CHEN, CYR .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (01) :65-71
[2]   PETRI-NET-BASED ALGORITHMS FOR PARALLEL-CONTROLLER SYNTHESIS [J].
BILINSKI, K ;
ADAMSKI, M ;
SAUL, JM ;
DAGLESS, EL .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (06) :405-412
[3]   AUTOMATED DESIGN TOOL EXECUTION IN THE ULYSSES DESIGN ENVIRONMENT [J].
BUSHNELL, M ;
DIRECTOR, SW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (03) :279-287
[4]  
CAMURATI P, 1988, IEEE COMPUTER JUL, P8
[5]  
Dung LR, 2004, IEICE T FUND ELECTR, VE87A, P3100
[6]  
DUTTA R, 1992, P 29 ACM IEEE DES AU, P640
[7]  
HENNESY JI, 1990, COMPUTER ARCHITECTUR
[8]   PSM: An object-oriented synthesis approach to multiprocessor system design [J].
Hsiung, PA ;
Chen, SJ ;
Wang, SC .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) :83-97
[9]  
Hsiung PA, 1997, IEICE T INF SYST, VE80D, P232
[10]   PETRI NETS AND MARKED GRAPHS - MATHEMATICAL-MODELS OF CONCURRENT COMPUTATION [J].
JOHNSONBAUGH, R ;
MURATA, T .
AMERICAN MATHEMATICAL MONTHLY, 1982, 89 (08) :552-566