A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array

被引:43
|
作者
Alcin, Murat [1 ]
Koyuncu, Ismail [2 ]
Tuna, Murat [3 ]
Varan, Metin [4 ]
Pehlivan, Ihsan [4 ]
机构
[1] Afyon Kocatepe Univ, Fac Technol, Dept Mechatron Engn, TR-03200 Afyon, Turkey
[2] Afyon Kocatepe Univ, Fac Technol, Dept Elect & Elect Engn, Afyon, Turkey
[3] Kirklareli Univ, Tech Sci Vocat Sch, Dept Elect, Kirklareli, Turkey
[4] Sakarya Univ, Fac Technol, Dept Elect Elect Engn, Sakarya, Turkey
关键词
artificial neural networks; chaotic systems; field-programmable gate arrays; true random number generators; VHDL; IMPLEMENTATION; TIME; DESIGN; SYSTEM; REALIZATION; ALGORITHM;
D O I
10.1002/cta.2581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well observed that cryptographic applications have great challenges in guaranteeing high security as well as high throughput. Artificial neural network (ANN)-based chaotic true random number generator (TRNG) structure has not been unprecedented in current literature. This paper provides a novel type of high-speed TRNG based on chaos and ANN implemented in a Xilinx field-programmable gate array (FPGA) chip. The paper consists of two main parts. In the first part, chaos analyses of Pehlivan-Uyaroglu_2010 chaotic system (PUCS) have been accomplished to prove that PUCS operates in chaotic regime. So PUCS can be an efficient alternative to the entropy source for classical TRNGs. In the second part, the hardware design of the proposed TRNG has been created using VHDL in Xilinx platform. As a result, the implemented TRNG offers throughput up to 115.794 Mbps. Besides, the generated random numbers have been tested with the FIPS 140-1 and NIST 800.22 test suites. The high quality of generated true random numbers have been confirmed by passing all randomness tests. The results have shown that the proposed system can provide not only high throughput but also high quality random bit sequences for a wide variety of embedded cryptographic applications.
引用
收藏
页码:365 / 378
页数:14
相关论文
共 50 条
  • [31] One Trillion True Random Bits Generated With a Field-Programmable Gate Array Actuated Magnetic Tunnel Junction
    Dubovskiy, Andre
    Criss, Troy
    El Valli, Ahmed Sidi
    Rehm, Laura
    Kent, Andrew D.
    Haas, Andrew
    IEEE MAGNETICS LETTERS, 2024, 15
  • [32] Stochastic Computing Convolutional Neural Network Architecture Reinvented for Highly Efficient Artificial Intelligence Workload on Field-Programmable Gate Array
    Lee, Yang Yang
    Halim, Zaini Abdul
    Wahab, Mohd Nadhir Ab
    Almohamad, Tarik Adnan
    RESEARCH, 2024, 7
  • [33] Field programmable gate array (FPGA) implementation of novel complex PN-code-generator- based data scrambler and descrambler
    Bhat, Ghulam M.
    Mustafa, Muhammad
    Parah, Shabir A.
    Ahmad, Javaid
    MAEJO INTERNATIONAL JOURNAL OF SCIENCE AND TECHNOLOGY, 2010, 4 (01) : 125 - 135
  • [34] An Effective Artificial Neural Network-Based Method for Linear Array Beampattern Synthesis
    Cui, Can
    Li, Wen Tao
    Ye, Xiu Tiao
    Rocca, Paolo
    Hei, Yong Qiang
    Shi, Xiao Wei
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2021, 69 (10) : 6431 - 6443
  • [35] A true random number generator based on autonomous Boolean network with imbalanced node oscillation rings
    Yi, Maoxiang
    Liu, Zhengwen
    Miao, Zihao
    Lu, Yingchun
    Liang, Huaguo
    Ma, Lixiang
    MICROELECTRONICS JOURNAL, 2025, 160
  • [36] Field-programmable gate array-based recurrent wavelet neural network control system for linear ultrasonic motor
    Lin, F. -J.
    Chen, S. -Y.
    Hung, Y. -C.
    IET ELECTRIC POWER APPLICATIONS, 2009, 3 (04) : 298 - 312
  • [37] Artificial Neural Network Based on Memristive Circuit for High-Speed Equalization
    Luo, Zhang
    Du, Sichun
    Zhang, Zedi
    Lv, Fangxu
    Hong, Qinghui
    Lai, Mingche
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (04) : 1745 - 1756
  • [38] Survey of convolutional neural network accelerators on field-programmable gate array platforms: architectures and optimization techniques
    Hong, Hyeonseok
    Choi, Dahun
    Kim, Namjoon
    Lee, Haein
    Kang, Beomjin
    Kang, Huibeom
    Kim, Hyun
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2024, 21 (03)
  • [39] Optimized Deep Learning-Based Fully Resolution Convolution Neural Network for Breast Tumour Segmentation on Field Programmable Gate Array
    Guptha, Sharada M. N.
    Eshwarappa, M. N.
    COMPUTER METHODS IN BIOMECHANICS AND BIOMEDICAL ENGINEERING-IMAGING AND VISUALIZATION, 2023, 11 (05) : 2050 - 2069
  • [40] High throughput true random number generator based on dynamically superimposed hybrid entropy sources
    Lu, Yingchun
    Cao, Changlong
    Liu, Yang
    Liang, Huaguo
    Yao, Liang
    Ma, Lixiang
    INTEGRATION-THE VLSI JOURNAL, 2025, 102