A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array

被引:43
|
作者
Alcin, Murat [1 ]
Koyuncu, Ismail [2 ]
Tuna, Murat [3 ]
Varan, Metin [4 ]
Pehlivan, Ihsan [4 ]
机构
[1] Afyon Kocatepe Univ, Fac Technol, Dept Mechatron Engn, TR-03200 Afyon, Turkey
[2] Afyon Kocatepe Univ, Fac Technol, Dept Elect & Elect Engn, Afyon, Turkey
[3] Kirklareli Univ, Tech Sci Vocat Sch, Dept Elect, Kirklareli, Turkey
[4] Sakarya Univ, Fac Technol, Dept Elect Elect Engn, Sakarya, Turkey
关键词
artificial neural networks; chaotic systems; field-programmable gate arrays; true random number generators; VHDL; IMPLEMENTATION; TIME; DESIGN; SYSTEM; REALIZATION; ALGORITHM;
D O I
10.1002/cta.2581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well observed that cryptographic applications have great challenges in guaranteeing high security as well as high throughput. Artificial neural network (ANN)-based chaotic true random number generator (TRNG) structure has not been unprecedented in current literature. This paper provides a novel type of high-speed TRNG based on chaos and ANN implemented in a Xilinx field-programmable gate array (FPGA) chip. The paper consists of two main parts. In the first part, chaos analyses of Pehlivan-Uyaroglu_2010 chaotic system (PUCS) have been accomplished to prove that PUCS operates in chaotic regime. So PUCS can be an efficient alternative to the entropy source for classical TRNGs. In the second part, the hardware design of the proposed TRNG has been created using VHDL in Xilinx platform. As a result, the implemented TRNG offers throughput up to 115.794 Mbps. Besides, the generated random numbers have been tested with the FIPS 140-1 and NIST 800.22 test suites. The high quality of generated true random numbers have been confirmed by passing all randomness tests. The results have shown that the proposed system can provide not only high throughput but also high quality random bit sequences for a wide variety of embedded cryptographic applications.
引用
收藏
页码:365 / 378
页数:14
相关论文
共 50 条
  • [21] CapsBeam: Accelerating Capsule Network-Based Beamformer for Ultrasound Nonsteered Plane-Wave Imaging on Field-Programmable Gate Array
    Rahoof, Abdul
    Chaturvedi, Vivek
    Raveendranatha Panicker, Mahesh
    Shafique, Muhammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [22] RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
    Fu, Siqing
    Li, Tiejun
    Zhang, Chunyuan
    Li, Hanqing
    Ma, Sheng
    Zhang, Jianmin
    Zhang, Ruiyi
    Wu, Lizhou
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (10) : 1578 - 1591
  • [23] A High-Speed True Random Number Generator Based on a CuxTe1-x Diffusive Memristor
    Woo, Kyung Seok
    Kim, Jaehyun
    Han, Janguk
    Choi, Jin Myung
    Kim, Woohyun
    Hwang, Cheol Seong
    ADVANCED INTELLIGENT SYSTEMS, 2021, 3 (07)
  • [24] Straintronics-Based True Random Number Generator for High-Speed and Energy-Limited Applications
    Barangi, Mahmood
    Chang, Joseph S.
    Mazumder, Pinaki
    IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (01)
  • [25] A novel secure chaos-based pseudo random number generator based on ANN-based chaotic and ring oscillator: design and its FPGA implementation
    Tuna, Murat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 167 - 181
  • [26] Artificial Neural Network-Based Modeling for Multi-scroll Chaotic Systems
    Khelifa, Mohammed Amin
    Boukabou, Abdelkrim
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2016, PT II, 2016, 9887 : 544 - 544
  • [27] A HIGH-SPEED FULLY DIGITAL PHASE-SYNCHRONIZER IMPLEMENTED IN A FIELD PROGRAMMABLE GATE ARRAY DEVICE
    Frankowski, Robert
    Chaberski, Dariusz
    Kowalski, Marcin
    Zielinski, Marek
    METROLOGY AND MEASUREMENT SYSTEMS, 2017, 24 (03) : 537 - 550
  • [28] A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC
    Kim, Minseo
    Ha, Unsoo
    Lee, Kyuho Jason
    Lee, Yongsu
    Yoo, Hoi-Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) : 1953 - 1965
  • [29] Continuous, high-speed, volumetric photoacoustic microscopy via a field programmable gate array
    Mattison, Scott P.
    Shelton, Ryan L.
    Maxson, Ryan T.
    Applegate, Brian E.
    PHOTONS PLUS ULTRASOUND: IMAGING AND SENSING 2013, 2013, 8581
  • [30] An FPGA-Based Architecture of True Random Number Generator for Network Security Applications
    Stanchieri, Guido Di Patrizio
    De Marcellis, Andrea
    Faccio, Marco
    Palange, Elia
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,