Efficient implementation of rotation operations for high performance QRD-RLS filtering

被引:13
作者
Haller, B
Gotze, J
Cavallaro, JR
机构
来源
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 1997年
关键词
D O I
10.1109/ASAP.1997.606823
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this contribution ve present practical techniques for implementing Givens rotations based on the uell-known CORDIC algorithm. Rotations are the basic operation in many high performance adaptive filtering schemes as well as numerous other advanced signal processing algorithms relying on matrix decompositions. To improve the efficiency of these methods, we propose to use ''approximate rotations'', whereby only a few (i.e. r << b, where b is the operand word length) elementary angles of the original CORDIC sequence are applied, so as to reduce the total number of required shift-add operations. This seamingly rather ad hoc and heuristic procedure constitutes a representative example of a very useful design concept termed ''approximate signal processing'' recently introduced and formally exposed by Nawab et al. in [1], concerning the trade-off between system performance and implementation complexity, i.e. between accuracy and resources. This is a subject of increasing importance with respect to the efficient realization of demanding signal processing tasks. We present the application of the described rotation schemes to QRD-RLS filtering in wireless communications, specifically high speed channel equalization and beamforming, i.e. for intersymbol and co-channel/interuser interference suppression, respectively. It is shown via computer simulations that the convergence behavior of the scheme using approximate Givens rotations is insensitive to the valve of r, and that the misadjustment error decreases as r is increased, opening up possibilities for ''incremental refinement'' strategies.
引用
收藏
页码:162 / 174
页数:13
相关论文
共 50 条
  • [31] Efficient high-performance implementation of JPEG-LS encoder
    Markos E. Papadonikolakis
    Athanasios P. Kakarountas
    Costas E. Goutis
    Journal of Real-Time Image Processing, 2008, 3 : 303 - 310
  • [32] Efficient and high-performance pedestrian detection implementation for intelligent vehicles
    Abid, Nesrine
    Ouni, Tarek
    Ammari, Ahmed C.
    Abid, Mohamed
    MULTIMEDIA SYSTEMS, 2022, 28 (01) : 69 - 84
  • [33] Efficient high-performance implementation of JPEG-LS encoder
    Papadonikolakis, Markos E.
    Kakarountas, Athanasios P.
    Goutis, Costas E.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (04) : 303 - 310
  • [34] A survey of power and energy efficient techniques for high performance numerical linear algebra operations
    Tan, Li
    Kothapalli, Shashank
    Chen, Longxiang
    Hussaini, Omar
    Bissiri, Ryan
    Chen, Zizhong
    PARALLEL COMPUTING, 2014, 40 (10) : 559 - 573
  • [35] A high performance, energy efficient GALS processor microarchitecture with reduced implementation complexity
    Zhu, YK
    Albonesi, DH
    Buyuktosunoglu, A
    ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 42 - 53
  • [36] Efficient high-performance ASIC implementation of JPEG-LS encoder
    Papadonikolakis, Markos
    Pantazis, Vasilleios
    Kakarountas, Athanasios P.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 159 - +
  • [37] Design and Implementation of Low Power and Area Efficient Architecture for High Performance ALU
    Penchalaiah, Usthulamuri
    Kumar, V. G. Siva
    PARALLEL PROCESSING LETTERS, 2022, 32 (01N02)
  • [38] Design and implementation of high performance and area efficient square architecture using Vedic Mathematics
    Reddy, Beechu Naresh Kumar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (03) : 501 - 506
  • [39] A high-performance memory-efficient pattern matching algorithm and its implementation
    Lee, Tsern-Huei
    Liang, Chia-Chi
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 512 - +
  • [40] Design and implementation of high performance and area efficient square architecture using Vedic Mathematics
    Beechu Naresh Kumar Reddy
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 501 - 506