Effect of Coercive Voltage and Charge Injection on Performance of a Ferroelectric-Gate Thin-Film Transistor

被引:2
|
作者
Tue, P. T. [1 ,2 ]
Miyasako, T. [3 ]
Tokumitsu, E. [1 ,2 ,4 ]
Shimoda, T. [1 ,2 ,4 ]
机构
[1] Japan Sci & Technol Agcy, ERATO, Shimoda Nanoliquid Proc Project, Nomi, Ishikawa 9231211, Japan
[2] Japan Adv Inst Sci & Technol, Green Devices Res Ctr, Nomi, Ishikawa 9231211, Japan
[3] JSR Corp, Yokkaichi Res Ctr, Yokaichi 5108552, Japan
[4] Japan Adv Inst Sci & Technol, Sch Mat Sci, Nomi, Ishikawa 9231211, Japan
关键词
FIELD-EFFECT TRANSISTOR; INSULATOR-SEMICONDUCTOR STRUCTURE; RETENTION CHARACTERISTICS; MEMORY; POLARIZATION; CHANNEL; FET;
D O I
10.1155/2013/692469
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We adopted a lanthanum oxide capping layer between semiconducting channel and insulator layers for fabrication of a ferroelectric-gate thin-film transistor memory (FGT) which uses solution-processed indium-tin-oxide (ITO) and lead-zirconium-titanate (PZT) film as a channel layer and a gate insulator, respectively. Good transistor characteristics such as a high "on/off" current ratio, high channel mobility, and a large memory window of 10(8), 15.0 cm(2) V-1 s(-1), and 3.5 V were obtained, respectively. Further, a correlation between effective coercive voltage, charge injection effect, and FGT's memory window was investigated. It is found that the charge injection from the channel to the insulator layer, which occurs at a high electric field, dramatically influences the memory window. The memory window's enhancement can be explained by a dual effect of the capping layer: (1) a reduction of the charge injection and (2) an increase of effective coercive voltage dropped on the insulator.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Ferroelectric-Gate Field Effect Transistor Memories Device Physics and Applications Preface
    Park, Byung-Eun
    Ishiwara, Hiroshi
    Okuyama, Masanori
    Sakai, Shigeki
    Yoon, Sung-Min
    FERROELECTRIC-GATE FIELD EFFECT TRANSISTOR MEMORIES: DEVICE PHYSICS AND APPLICATIONS, 2016, 131 : V - VII
  • [22] Sub-100nm Ferroelectric-Gate Thin-Film Transistor with Low-Temperature PZT Fabricated on SiO2/Si Substrate
    Do Hong Minh
    Bui Nguyen Quoc Trinh
    FERROELECTRICS LETTERS SECTION, 2015, 42 (1-3) : 65 - 74
  • [23] Threshold Voltage Control of Pentacene Thin-Film Transistor with Dual-Gate Structure
    Koo, Jae Bon
    Ku, Chan Hoe
    Lim, Sang Chul
    Lee, Jung Hun
    Kim, Seong Hyun
    Lim, Jung Wook
    Yun, Sun Jin
    Yang, Yong Suk
    Suh, Kyung Soo
    JOURNAL OF INFORMATION DISPLAY, 2006, 7 (03) : 27 - 30
  • [24] High Memory Window, Dual-Gate Amorphous InGaZnO Thin-Film Transistor with Ferroelectric Gate Insulator
    Roy, Samiran
    Islam, Md Mobaidul
    Ali, Arqum
    Saha, Jewel Kumer
    Lee, Heonbang
    Tooshil, Abul
    Jang, Jin
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2024,
  • [25] Low-Voltage Double-Gate ZnO Thin-Film Transistor Circuits
    Li, Yuanyuan V.
    Ramirez, Jose Israel
    Sun, Kaige G.
    Jackson, Thomas N.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (07) : 891 - 893
  • [26] Threshold Voltage Control of Pentacene Thin-Film Transistor with Dual-Gate Structure
    Koo, Jae Bon
    Ku, Chan Hoe
    Lim, Sang Chul
    Lee, Jung Hun
    Kim, Seong Hyun
    Lim, Jung Wook
    Yun, Sun Jin
    Yang, Yong Suk
    Suh, Kyung Soo
    IMID/IDMC 2006: THE 6TH INTERNATIONAL MEETING ON INFORMATION DISPLAY/THE 5TH INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2006, : 1103 - 1106
  • [27] Negative Capacitance MgZnO-Channel Thin-Film Transistor With Ferroelectric NiMgZnO in the Gate Stack
    Yu, Fangzhou
    Hong, Wen-Chiang
    Li, Guangyuan
    Li, Yuxuan
    Lu, Ming
    Lu, Yicheng
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (03) : 355 - 358
  • [28] Ferroelectric Tunnel Thin-Film Transistor for Synaptic Applications
    Ma, William Cheng-Yu
    Su, Chun-Jung
    Kao, Kuo-Hsing
    Cho, Ta-Chun
    Guo, Jing-Qiang
    Wu, Cheng-Jun
    Wu, Po-Ying
    Hung, Jia-Yuan
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (05)
  • [29] Effects of Unisolated Top Gate on Performance of Dual-Gate InGaZnO Thin-Film Transistor
    Zhang, Chao
    Huang, Xiaodong
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [30] Enhanced ZnO Thin-Film Transistor Performance Using Bilayer Gate Dielectrics
    Alshammari, Fwzah H.
    Nayak, Pradipta K.
    Wang, Zhenwei
    Alshareef, Husam N.
    ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (35) : 22751 - 22755