Hardware accelerated search for resource-efficient and secure permutation matrices

被引:0
作者
Yalcin, Tolga [1 ]
机构
[1] Food & Agr Univ, Dept Comp Engn, Konya, Turkey
关键词
hardware acceleration; FPGA; symmetric cryptography; block cipher; permutation layer;
D O I
10.1587/elex.13.20160352
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Permutation layer is a core component of substitution-permutation network block ciphers. Its design directly affects security and resource usage of the block cipher. It is a challenging problem to find permutation matrices with respect to predefined trade-off targets. In our work, we developed a hardware search engine on Xilinx Virtex-6 FPGA in order to accelerate the search of resource-efficient and secure (maximal branch number) 16 x 16 permutation matrices. Our engine completed the full spectrum search in 129 hours 48 minutes and found non-involutory and involutory permutation matrices with maximal branch number of 5 and minimum Hamming weight (HW) of 74 and 80, respectively. To the best of our knowledge, this is the first time that such a hardware accelerated custom search engine has been built and full spectrum permutation matrix search has been performed.
引用
收藏
页数:6
相关论文
共 50 条
[31]   A Resource-Efficient Convolutional Neural Network Accelerator Using Fine-Grained Logarithmic Quantization [J].
Madadum, Hadee ;
Becerikli, Yasar .
INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2022, 33 (02) :681-695
[32]   Towards Low Latency and Resource-Efficient FPGA Implementations of the MUSIC Algorithm for Direction of Arrival Estimation [J].
Butt, Uzma M. ;
Khan, Shoab A. ;
Ullah, Anees ;
Khaliq, Abdul ;
Reviriego, Pedro ;
Zahir, Ali .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) :3351-3362
[33]   An efficient hardware accelerated design for image denoising using Extended Trilateral Filter [J].
Dey, MitraTithi ;
Pal, Chandrajit ;
Chakrabarti, Amlan ;
Ghosh, Ranjan .
2016 2ND INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, ENERGY & COMMUNICATION (CIEC), 2016, :202-206
[34]   FPGA Implementation of Resource-Efficient Recursive Challenge-Based PUF for Enhanced Security in IoT Applications [J].
Vanga, Mahesh ;
Srinivasarao, K. N. B. ;
Babu, E. Suresh .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2025,
[35]   A resource-efficient parallel architecture for infrared image stripe noise removal based on the most stable window [J].
Jiang, Hongxu ;
Miao, Rui ;
Chen, Jiao ;
Zhang, Cunguang ;
Hu, Xiaofei ;
Ouyang, Jia ;
Lin, Yuanze ;
Lu, Jinyuan .
INFRARED PHYSICS & TECHNOLOGY, 2019, 97 :258-269
[36]   Efficient Hardware Implementation of Secure Hash Algorithm (SHA-3) Finalist - Skein [J].
Latif, Kashif ;
Tariq, Muhammad ;
Aziz, Arshad ;
Mahboob, Athar .
FRONTIERS IN COMPUTER EDUCATION, 2012, 133 :933-940
[37]   FPGA-Based Implementation of an Error-Controllable and Resource-Efficient Approximation Method for Transcendental Functions [J].
Zhang, Zhenyu ;
Wang, Guangsen ;
Liu, Qing ;
Wang, Zhiwei ;
Wang, Kang .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (10)
[38]   A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms [J].
Ngoc Hung Nguyen ;
Khan, Sheraz Ali ;
Kim, Cheol-Hong ;
Kim, Jong-Myon .
MICROPROCESSORS AND MICROSYSTEMS, 2018, 60 :96-106
[39]   Resource-Efficient FPGA-based Machine Learning Control for Active Structural Damping in Shock Environments [J].
Roberts, Trotter ;
Satme, Joud N. ;
Chowdhury, Puja ;
Downey, Austin R. J. ;
Bakos, Jason D. .
ACTIVE AND PASSIVE SMART STRUCTURES AND INTEGRATED SYSTEMS XIX, 2025, 13432
[40]   On the Control of Computing-in-memory Devices with Resource-efficient Digital Circuits towards their On-chip Learning [J].
Kaneko, Tatsuya ;
Momose, Hiroshi ;
Suwa, Hitoshi ;
Ono, Takashi ;
Hayata, Yuriko ;
Kouno, Kazuyuki ;
Asai, Tetsuya .
IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2023, 14 (04) :639-651