A 0.7V, 2.35% 3σ-Accuracy Bandgap Reference in 12nm CMOS

被引：0

作者：

Chen, Yi-Wen ^{[1
]}

Horng, Jaw-Juinn ^{[1
]}

Chang, Chin-Ho ^{[1
]}

Kundu, Amit ^{[1
]}

Peng, Yung-Chow ^{[1
]}

Chen, Mark ^{[1
]}

机构：

[1] TSMC, Hsinchu, Taiwan

来源：

2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2019年 / 62卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：306 / +

页数：3

共 7 条

[1] A CMOS bandgap reference circuit with sub-1-V operation [J].

Banba, H ;

Shiga, H ;

Umezawa, A ;

Miyaba, T ;

Tanzawa, T ;

Atsumi, S ;

Sakui, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :670-674

[2] An Ultra Low Power Bandgap Operational at Supply From 0.75 V [J].

Ivanov, Vadim ;

Brederlow, Ralf ;

Gerber, Johannes .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) :1515-1523

[3]

Ji Y, 2017, ISSCC DIG TECH PAP I, P100, DOI 10.1109/ISSCC.2017.7870280

[4]

Kamath U, 2018, PROC EUR SOLID-STATE, P78, DOI 10.1109/ESSCIRC.2018.8494284

[5]

Lee JM, 2015, ISSCC DIG TECH PAP I, V58, P100

[6] 1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs [J].

Osaki, Yuji ;

Hirose, Tetsuya ;

Kuroki, Nobutaka ;

Numa, Masahiro .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (06) :1530-1538

[7]

Shrivastava A, 2015, ISSCC DIG TECH PAP I, V58, P94, DOI 10.1109/ISSCC.2015.7062942

← 1 →