A 1.5 GHz 90 nm embedded microprocessor core

被引：0

作者：

Ricci, F ^{[1
]}

Clark, LT ^{[1
]}

Beatty, T ^{[1
]}

Yu, W ^{[1
]}

Bashmakov, A ^{[1
]}

Demmons, S ^{[1
]}

Fox, E ^{[1
]}

Miller, J ^{[1
]}

Biyani, M ^{[1
]}

Haigh, J ^{[1
]}

机构：

[1] Intel Corp, Chandler, AZ 85226 USA

来源：

2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2005年

关键词：

VLSI; microprocessor; power; embedded and cache;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 90 nm ARM (TM) V5TE compatible microprocessor core intended for high performance and low power embedded applications is described. The core includes an ECC protected 2(nd) level 512 MB cache, high-bandwidth single-cycle L1 cache line fill and evict, and cache coherency. Circuit design for high speed and low power are described, as well as their impact on the micro-architecture. Features to support low standby power modes and embedded test are also described.

引用

页码：12 / 15

页数：4

共 50 条

[21] Microprocessor Design with a Direct Bluetooth Connection in 45 nm Technology Using Microwind [J].

Garzon, Esteban ;

Chavez, Felix ;

Jaramillo, Diego ;

Sanchez, Luis ;

Lara, Sofia ;

Macias, Carlos ;

Acurio, Eliana ;

Procel, Luis-Miguel ;

Trojman, Lionel ;

Sicard, Etienne .

2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, :105-108

[22] Criticality Evaluation of Embedded Software Running on a Pipelined Microprocessor and Impact of Compilation Options [J].

Chibani, K. ;

Bergaoui, S. ;

Portolan, M. ;

Leveugle, R. .

2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, :778-781

[23] Design and Implementation of a Custom Verification Environment for Fault Injection and Analysis on an Embedded Microprocessor [J].

Ustaoglu, Buse ;

Ors, Berna .

2015 THIRD INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE), 2015, :256-261

[24] A High Gain 107 GHz Amplifier in 130 nm CMOS [J].

Momeni, Omeed ;

Afshari, Ehsan .

2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,

[25] A Study of the Exclusive Embedded A/D Converter Using the Microprocessor and the Noise Decrease for the Magnetic Camera [J].

Lee, Jin-Yi ;

Hwang, Ji-Seong ;

Song, Ha-Ryong .

JOURNAL OF THE KOREAN SOCIETY FOR NONDESTRUCTIVE TESTING, 2006, 26 (02) :99-107

[26] 750 nm 1.5 W frequency-doubled semiconductor disk laser with a 44 nm tuning range [J].

Saarinen, Esa J. ;

Lyytikainen, Jari ;

Ranta, Sanna ;

Rantamaki, Antti ;

Sirbu, Alexei ;

Iakovlev, Vladimir ;

Kapon, Eli ;

Okhotnikov, Oleg G. .

OPTICS LETTERS, 2015, 40 (19) :4380-4383

[27] Designing an embedded video processing camera using a 16-bit microprocessor for a surveillance system [J].

Sato, K ;

Evans, BL ;

Aggarwal, JK .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (01) :57-68

[28] A 350 MHz 5.6 GOPS/1.4 GFLOPS 4-way VLIW embedded microprocessor [J].

Okano, H ;

Suga, A ;

Miyake, H ;

Takebe, Y ;

Nakamura, Y ;

Takahashi, H .

IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02) :150-156

[29] Designing an Embedded Video Processing Camera Using a 16-bit Microprocessor for a Surveillance System [J].

Koichi Sato ;

Brian L. Evans ;

J. K. Aggarwal .

Journal of VLSI signal processing systems for signal, image and video technology, 2006, 42 :57-68

[30] 8-bit CISC microprocessor core for teaching applications in the digital systems laboratory [J].

Romero-Troncoso, R. de J. ;

Ordaz-Moreno, A. ;

Vite-Frias, J. A. ;

Garcia-Perez, A. .

RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, :300-+

← 1 2 3 4 5 →