A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage

被引:15
|
作者
Yoon, Jung Min [1 ]
Do, Hyungrok [1 ]
Koh, Daehyun [1 ]
Oak, Seung Han [2 ]
Lee, Junphyo [2 ]
Jeong, Deog-Kyoon [1 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151742, South Korea
[2] SK Hynix Inc, Icheon 17336, South Korea
关键词
Sensors; Threshold voltage; Latches; Capacitors; Capacitance; Random access memory; Inverters; DRAM; offset canceling (OC); sense amplifier; sensing margin; sensing offset;
D O I
10.1109/JSSC.2020.2972545
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article reports an offset-canceled DRAM sense amplifier with coupling capacitors to store and cancel the offset arising from random variations of the threshold voltages of the amplifying transistors. Analytical calculations of the average and standard deviation of the decision threshold voltages, defined as the voltage in the cell capacitor that bifurcates into binary levels when activated, are performed on various DRAM sensing schemes and their comparison results are presented. Based on the analysis, the proposed sense amplifier scheme using coupling capacitors is shown to offer the least amount of variation in the decision threshold, thereby increasing the sensing margin of the overall DRAM design. The coupling capacitors not only compensate for the random offset of the sense amplifiers but also mitigate the effect of the mismatch of the bitline capacitances in the open bitline scheme. Measurement on the experimental chip fabricated in a 65-nm CMOS process validates the analysis and confirms the superior performance of the proposed DRAM sensing scheme.
引用
收藏
页码:2219 / 2227
页数:9
相关论文
共 9 条
  • [1] A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Hidden Offset-Cancellation Time and Cross-Coupled Pre-Sensing
    Jeon, Ik-Hyeon
    Chae, Joo-Hyung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [2] An Offset-Canceled Sense Amplifier for DRAMs With Hidden Offset-Cancellation Time and Boosted Internal-Voltage-Difference
    Jung, In-Jun
    Kim, Tae-Hyun
    Cho, Keonhee
    Kim, Kiryong
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3243 - 3247
  • [3] A capacitor-coupled stacked-based sense amplifier with enhanced offset tolerance for low power SRAM
    Zhao, Pengyuan
    Zhao, Huidong
    Yin, Jialu
    Li, Zhi
    Qiao, Shushan
    IEICE ELECTRONICS EXPRESS, 2023, 20 (24):
  • [4] Modeling of Statistical Variation Effects on DRAM Sense Amplifier Offset Voltage
    Koo, Kyung Min
    Chung, Woo Young
    Lee, Sang Yi
    Yoon, Gyu Han
    Choi, Woo Young
    MICROMACHINES, 2021, 12 (10)
  • [5] A Low Voltage Capacitor Based Current Controlled Sense Amplifier for Input Offset Compensation
    Vani, Y. Sudha
    Rani, N. Usha
    Vaddi, Ramesh
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 23 - 24
  • [6] Design and Simulation Analysis of a 3TnC MLC FeRAM Using a Nondestructive Readout and Offset-Canceled Sense Amplifier for High-Density Storage Applications
    Peng, Bo
    Zhang, Donglin
    Wang, Zhongqiang
    Yang, Jianguo
    MICROMACHINES, 2023, 14 (08)
  • [7] SWITCHED-CAPACITOR GAIN STAGE WITH REDUCED SENSITIVITY TO FINITE AMPLIFIER GAIN AND OFFSET VOLTAGE
    LARSON, LE
    TEMES, GC
    ELECTRONICS LETTERS, 1986, 22 (24) : 1281 - 1283
  • [8] A 9-Mb HZO-Based Embedded FeRAM With 1012-Cycle Endurance and 5/7-ns Read/Write Using ECC-Assisted Data Refresh and Offset-Canceled Sense Amplifier
    Wu, Qiqiao
    Cao, Yue
    Luo, Qing
    Jiang, Haijun
    Han, Zhongze
    Han, Yongkang
    Dou, Chunmeng
    Lv, Hangbing
    Liu, Qi
    Yang, Jianguo
    Liu, Ming
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (01) : 208 - 218
  • [9] A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation
    Sinangil, Mahmut E.
    Poulton, John W.
    Fojtik, Matthew R.
    Greer, Thomas H., III
    Tell, Stephen G.
    Gotterba, Andreas J.
    Wang, Jesse
    Golbus, Jason
    Zimmer, Brian
    Dally, William J.
    Gray, C. Thomas
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (02) : 557 - 567